

AM35x SOM-M2 Hardware Specification

Hardware Documentation

Logic PD // Products Published: November 2009 Last revised: July 2010

This document contains valuable proprietary and confidential information and the attached file contains source code, ideas, and techniques that are owned by Logic Product Development Company (collectively "Logic PD's Proprietary Information"). Logic PD's Proprietary Information may not be used by or disclosed to any third party except under written license from Logic Product Development Company.

Logic Product Development Company makes no representation or warranties of any nature or kind regarding Logic PD's Proprietary Information or any products offered by Logic Product Development Company. Logic PD's Proprietary Information is disclosed herein pursuant and subject to the terms and conditions of a duly executed license or agreement to purchase or lease equipment. The only warranties made by Logic Product Development Company, if any, with respect to any products described in this document are set forth in such license or agreement. Logic Product Development Company shall have no liability of any kind, express or implied, arising out of the use of the Information in this document, including direct, indirect, special or consequential damages.

Logic Product Development Company may have patents, patent applications, trademarks, copyrights, trade secrets, or other intellectual property rights pertaining to Logic PD's Proprietary Information and products described in this document (collectively "Logic PD's Intellectual Property"). Except as expressly provided in any written license or agreement from Logic Product Development Company, this document and the information contained therein does not create any license to Logic PD's Intellectual Property.

The Information contained herein is subject to change without notice. Revisions may be issued regarding changes and/or additions.

© Copyright 2010, Logic Product Development Company. All Rights Reserved.

i

Revision History

REV E	EDITOR	REVISION DESCRIPTION	Schematic PN & REV	APPROVAL	DATE
1 (СМ	Initial Release	1013603 Rev B	JCA	10/04/09
2 J	JCA	Beta Release	1013603 Rev B	JCA	11/04/09
3 (СМ	-Section 3.2: Updated DC Main Battery Active Current measurement and clarified note explaining the conditions of that measurement; Added note 4 regarding the 802.11 measurements; -Section 6.3: Changed J3.36 to RFU from NAND_nCS; Changed voltages for J3.35 and J3.37 to 1.8V from 3.3V or 1.8V; Changed J3.39 to UART_DBG from RFU; Changed J3.41 to BT_DBG from RFU; Changed J3.46 to NAND_SEL from RFU -Minor grammatical edits throughout	1014320 Rev A	NJK	02/18/10
4 J	JCA	-Added Sections 2.3.4 & 2.3.5 to point to the Appendices for mechanical drawings -Added Example Retention Methods mechanical drawings -Section 3.10.2: Corrected number of McBSPs available on the SOM to four since McBSP5 is used by the uP_HSBUSB signal.	1014320 Rev A	JCA	04/02/10
5 J	JCA	-Section 3.6 & 3.7: Updated MAC address sticker information; -Section 3.7.1: Added note about FM interface; -Section 4.5.1.1: Corrected supported voltage range for MAIN_BATT_IN input; -Section 6.2 pins J2.49–52: Updated voltage and signal descriptions for MAIN_BATT_IN	1014320 Rev A	СМ	05/27/10
	JCA, NJK	Official Release -Added FCC Certification language throughout; -Added 802.11n protocol throughout; -Changed AM3517 microprocessor core to 600 MHz per TI spec; -Section 2.3.1: Updated height for wireless configuration; Updated weight for standard configuration SOM; -Section 2.3.3: Added antenna note pertaining to FCC guidelines; -Section 2.4: Added Industrial Temp range and note that Industrial Temp models do not include Wi-Fi/BT; -Section 3.1: Added USB0 and USB1 voltage parameters; -Section 3.2: Updated Note 3 to indicate the Main Battery Active Current was measured using a fully-populated SOM and the LCD current was not included in the measurement; Added USB0 and USB1 voltage parameters; Added 802.11n parametersAdded Section 3.7.1: 2.4GHz Antenna Information; -Added Section 3.7.2: Wireless Software Requirements; -Section 3.11: Updated USB information to reflect what is available on the SOM, not the microprocessor; -Section 4.2: Corrected typo in reset signal names; -Section 6.1: Throughout, updates to clarify signal descriptions; J1.37 added microprocessor name and voltage; J1.85 specified signal as Input and 5V, was N/A; Specified or changed IO direction on J1.70, 89, 91; Added clarification to Note 1 that all IO pins must be set to same voltage; -Section 6.2: Throughout, updates to clarify signal descriptions; J2.57 &J2.63 signal descriptions were reversed for Ethernet activity and speed LEDs, this has been corrected; J2.84 description mistakenly called out McBSP1 instead of McBSP2; Specified or changed IO direction on J2.17, 34, 36, 38, 40, 42, 44, 46, 72, 78, 81, 82, 84-86, 88; Added clarification to Note 1 that all IO pins must be set to same voltage; -Section 6.3: Throughout, updates to clarify signal descriptions; J3.16 changed direction to Input and updated description; J3.26 description mistakenly called out McBSP4 instead of McBSP3; J3.47 changed direction to Output, voltage to 3.3V, and updated description; Specified or changed IO direction on J3.1-5, 7-13, 15, 23-29, 77, 85-88; Added clarificat	1015592 Rev A	NJK	07/22/10

Please check <u>www.logicpd.com</u> for the latest revision of this specification and other documents.

FCC Certification

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Any changes or modifications not expressly approved by Logic PD could void the user's authority to use this device.

See Application Note 447 for FCC guidelines pertaining to use of this device in end products.

NOTE: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- -Reorient or relocate the receiving antenna.
- —Increase the separation between the equipment and receiver.
- —Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- —Consult the dealer or an experienced radio/TV technician for help.

Table of Contents

1 Int	roduction	
1.1	Product Overview	
1.2	Abbreviations, Acronyms, & Definitions	
1.3	Nomenclature	
1.4	Scope of Document	
1.5	Additional Documentation Resources	2
2 Fu	nctional Specification	4
2.1	Microprocessor	4
2.1	·	
2.1		
2.2	SOM Interface	
2.2		
2.3	Mechanical Specifications	
2.3		6
2.3		
2.3		
2.3		
2.3		7
2.4	Temperature Specifications	
	ectrical Specification	
3.1	Absolute Power Maximum Ratings	
3.2	Recommended Power Operating Conditions	o
3.3	Clocks	
3.4	Memory	
3.4		
3.4		
3.4		
3.4		
3.5	DMA	
3.6	10/100 Ethernet PHY	
3.7		
3.7		
3.7		
3.7		
3.8		
	Video Processing Front End	
	1.1 TV OUT	
	Serial Interfaces	
	0.1 CAN Controller	
	0.2 McBSP	
	0.3 UARTs	
	0.4 McSPI	
	0.4 MCSF1	
	0.5 12C	
	USB Interface	
	ADC/Touch Interface	
	Real Time Clock (RTC)	
	General Purpose I/O (GPIO)	
	Sysboot I/O	
	Expansion/Feature Options	
-	stem Integration	
4.1	Custom Configuration	
4.2	Resets	17

4.2.1 Master Reset (RESPWRONn)—Reset Input	17
4.2.2 SOM-M2 Reset (RESOUTn)—Reset Output	17
4.2.3 SOM-M2 Reset (uP RESWARMn)—Reset Input/Output	
4.3 Interrupts	
4.4 JTAG Debugger Interface	
4.5 Power Management	
4.5.1 System Power Supplies	
4.5.1.1 MAIN BATT İN	
4.5.1.2 VRTC_IN	19
4.5.2 Dual Voltage I/O	
4.5.3 System Power Management	19
4.5.4 System Power Sequencing	
4.6 ESD Considerations	
5 Memory & I/O Mapping	21
6 Pin Descriptions & Functions	
6.1 J1 Connector 100-Pin Descriptions	22
6.2 J2 Connector 100-Pin Descriptions	26
6.3 J3 Connector 100-Pin Descriptions	30
Appendix A: AM35x SOM-M2 Mechanical Drawing (with Wireless)	37
Appendix B: AM35x SOM-M2 Mechanical Drawing (without Wireless)	39
Appendix C: Example AM35x SOM-M2 Retention Methods	41

Table of Figures

Figure 2.1: AM35x Microprocessor Block Diagram	5
Figure 2.2: AM35x SOM-M2 Block Diagram	
Table 2.1: Board-to-Board Socket Connectors Manufacturer Information	
Table 2.2: Wireless Antenna Cable Manufacturer Information	7
Table 3.1: AM3517Microprocessor Clocks	9
Table 3.2: I2C1 Bus Devices & Addresses	. 14
Table 3.3: Boot Strap Options	. 15
Table 5.1: Chip Select Signals	21

1 Introduction

1.1 Product Overview

The AM35x System on Module (SOM) is a compact, product-ready hardware and software solution that fast forwards embedded designs. Based on Texas Instruments' Sitara AM35x microprocessor and designed in the SOM-M2 form factor, the AM35x SOM-M2 offers essential features for handheld and embedded networking applications.

The SOM-M2 is an off-the-shelf solution that allows customers to focus on their high-value core technologies. The standard SOM-M2 form factor allows developers to reuse existing baseboard designs when upgrading to new AM processors, which extends roadmap possibilities for their end-product. By starting with the corresponding AM3517 EVM or experimenter Development Kit, engineers can write application software on the same hardware that will be used in the final product.

The AM35x SOM-M2 is ideal for medical patient monitoring wearables and other portable instrumentation applications. The AM3517 includes an SGX530 graphics accelerator and multiple communication ports, including Bluetooth, wireless 802.11b/g/n, and wired 10/100 Ethernet. For commercial signage, medical imaging, avionics, and industrial displays, the AM3517 SOM-M2 allows for powerful versatility, long-life, and greener products.

1.2 Abbreviations, Acronyms, & Definitions

ADC	Analog to Digital Converter
BSP	Board Support Package

BTB Board-to-Board

DDR Double Data Rate (RAM)
DMA Direct Memory Access
ESD Electrostatic Discharge

FIFO First In First Out

GPIO General Purpose Input Output
GPMC General Purpose Memory Controller

GPO General Purpose Output
HECC High End CAN Controller
I2C Inter-Integrated Circuit
I2S Inter-Integrated Circuit Sound
IDC Insulation Displacement Connector

IC Integrated Circuit
I/O Input/Output
IRQ Interrupt Request
LCD Liquid Crystal Display
LDO Low Dropout (Regulator)

McBSP Multi-channel Buffered Serial Port

OTG On-the-Go (USB)
PCB Printed Circuit Board

PCMCIA Personal Computer Memory Card International Association (PC Cards)

PHY Physical Layer
PLL Phase Lock Loop
PWM Pulse Width Modulation
RTC Real Time Clock

SCC Standard CAN Controller SDIO Secure Digital Input Output SDRAM Synchronous Dynamic Random Access Memory

SCCB Serial Camera Control Bus

SOM System on Module SOM-M2 SOM form factor type SSP Synchronous Serial Port

SPI Standard Programming Interface
STN Super-Twisted Nematic (LCD)
TFT Thin Film Transistor (LCD)

TI Texas Instruments

TLB Translation Look-Aside Buffer TSC Touch Screen Controller TTL Transistor-Transistor Logic

UART Universal Asynchronous Receive Transmit

1.3 Nomenclature

- The terms "SOM" and "SOM-M2" are used interchangeably throughout this document and can be assumed to mean the same thing within this text. The SOM-M2 is a specific form factor type of Logic PD's SOM.
- Within this document, AM35x is used to denote the AM3505 and AM3517 microprocessors; where differences between microprocessor features occur, the specific microprocessor name is used.

1.4 Scope of Document

■ This Hardware Specification is unique to the design and use of the AM3517 SOM-M2 as designed by Logic PD and does not intend to include information outside of that scope. Detailed information about the Texas Instruments (TI) AM3517 microprocessor or any other device component on the SOM can be found in their respective manuals and specification documents; please see Section 1.5 for additional resources.

1.5 Additional Documentation Resources

The following documents or documentation resources are referenced within this Hardware Specification.

- Tl's AM3517/05 ARM Microprocessor Datasheet, Technical Reference Manual, User Guides, Application Notes, White Papers, and Errata http://www.ti.com/am3517
- Tl's TPS65023 Datasheet http://focus.ti.com/docs/prod/folders/print/tps65023.html
- Tl's TSC2004 Datasheet http://focus.ti.com/docs/prod/folders/print/tsc2004.html
- ARM Cortex-A8 Technical Reference Manual http://infocenter.arm.com/help/index.jsp.
- USB 2.0 Specification, available from USB.org http://www.usb.org/developers/docs/
- U-Boot documentation http://www.denx.de/wiki/U-Boot/WebHome
- Logic PD AM3517 SOM-M2 BOM, Schematic, and Layout http://support.logicpd.com/downloads/1238/

- Logic PD AM3517 eXperimenter Baseboard BOM, Schematic, and Layout http://support.logicpd.com/downloads/1239/
- Logic PD AM3517 Application Board BOM, Schematic, and Layout http://support.logicpd.com/downloads/1240/

2 Functional Specification

2.1 Microprocessor

2.1.1 AM35x Microprocessor

The AM35x SOM-M2 uses Tl's high-performance Sitara AM35x microprocessor. This device features the Superscalar ARM® Cortex™-A8 RISC core and provides many integrated on-chip peripherals, including:

- Superscalar ARM® Cortex™-A8 RISC core
 - Vector floating point unit
 - □ 16 Kbytes instruction L1 cache
 - □ 16 Kbytes data L1 cache
 - □ 256 Kbyte L2 cache
 - □ 64 Kbyte RAM
 - □ 112 Kbyte ROM
- Integrated display sub-system
 - Parallel HD at 24 bit color, plus NTSC, Composite
- Video Processing Front End
- POWERVR™ SGX530 graphics accelerator from Imagination Technologies (AM3517 only)
- SDRAM Memory controller with EMIF4 and 1GByte address space
- GPMC memory controller with 16 bit bus, 8 chip selects, and NOR/NAND support
- Four UARTs
- Five multi-channel buffered serial ports (McBSP)
- Four McSPI
- CAN controller
- Three MMC/SD interfaces
- One 1-wire interface
- Three I2C interfaces
- 10/100 MBit Ethernet MAC with RMII interface
- High/Full/Low speed USB 2.0 On-the-Go (OTG) interface with integrated PHY
- High speed USB 2.0 Host interfaces
- Many general purpose I/O (GPIO) signals
- Programmable timers
- Watchdog timers
- Low power modes

IMPORTANT NOTE: The AM35x microprocessor is heavily multiplexed; using one peripheral may preclude the use of another. Users should carefully review the microprocessor pinout, SOM pinout, and AM35x multiplexing table. See Tl's *AM35x ARM Microprocessor Technical Reference Manual* and *Data Sheet* for additional information; the documents are available from Tl's website.

IMPORTANT NOTE: Please visit TI's website for errata on the AM35x.

2.1.2 AM35x Microprocessor Block Diagram




Figure 2.1: AM35x Microprocessor Block Diagram

NOTE: The block diagram pictured above comes from Tl's *AM3517/05 ARM Microprocessor Datasheet* (document number SPRS550–OCTOBER 2009).

2.2 SOM Interface

Logic PD's common SOM interface allows for easy migration to new microprocessors and technology. Logic PD is constantly researching and developing new technologies to improve performance, lower cost, and increase feature capabilities. By using the common SOM footprint, it is possible to take advantage of Logic PD's work without having to re-spin the old design in certain cases dependent upon peripheral usage. Please contact Logic PD for more information.

In fact, encapsulating a significant amount of your design onto the SOM reduces any long-term risk of obsolescence. If a component on the SOM design becomes obsolete, Logic PD will simply

design for an alternative part that is transparent to your product. Furthermore, Logic PD tests all SOMs prior to delivery, decreasing time-to-market and ensuring a simpler and less costly manufacturing process.

2.2.1 AM35x SOM-M2 Block Diagram




Figure 2.2: AM35x SOM-M2 Block Diagram

2.3 Mechanical Specifications

2.3.1 Mechanical Characteristics of SOM-M2

Parameter	Min	Typical	Max	Unit	Notes
Dimensions (without wireless)	_	40.9 x 51.2 x 4.4	_	mm	
Dimensions (with wireless)	_	40.9 x 51.2 x 5.4	_	mm	
Weight	_	11.0	_	Grams	1
Connector Insertion/Removal	_	30		Cycles	

NOTES:

1. May vary depending on SOM configuration.

2.3.2 Interface Connectors

The AM35x SOM-M2 connects to a PCB baseboard through three 100-pin board-to-board (BTB) socket connectors.

Table 2.1: Board-to-Board Socket Connectors Manufacturer Information

Ref Designator	Manufacturer	SOM-M2 Connector P/N	Mating Connector P/N
J1:3	Hirose	DF40C-100DP-0.4V(51)	DF40C-100DS-0.4V(51)

2.3.3 Wireless Antenna Connection

The mechanical drawing in Appendix A shows the location of the 802.11b/g/n Ethernet and Bluetooth antenna connector (J4) on the top side of the PCB. Table 2.2 contains the manufacturer information for the cables that Logic PD provides in the AM3517 EVM Development Kit.

NOTE: To comply with FCC certification already completed on the AM35x SOM-M2, the antenna selected for an end product must meet FCC guidelines as described in Section 3.7.1.

Table 2.2: Wireless Antenna Cable Manufacturer Information

Ref Designator	Manufacturer	P/N
J4	Hirose	U.FL
Coax cable	Sunridge Corp.	MCBG-RH-54-080-SMAJB281

2.3.4 AM35x SOM-M2 Mechanical Drawings

Please see Appendix A for mechanical drawings of the AM35x SOM-M2 and recommended baseboard footprint layout.

2.3.5 Example AM35x SOM-M2 Retention Methods

Please see Appendix B for mechanical drawings demonstrating three possible retention methods for the AM35x SOM-M2. These drawings are only meant to serve as possible solutions and should not be considered final designs for retention.

2.4 Temperature Specifications

Parameter	Min	Typical	Max	Unit	Notes
Commercial Operating Temperature	0	25	70	°C	
Industrial Operating Temperature	-40	25	85	°C	1
Storage Temperature	-40	25	85	°C	

NOTES:

1. Industrial temperature model will be available in the second half of 2010. Industrial temperature model does not include Wi-Fi/Bluetooth module.

3 Electrical Specification

3.1 Absolute Power Maximum Ratings

Parameter	Symbol	Rating	Unit
DC Main Battery Input Voltage	MAIN_BATT_IN	0.0 to 7.0	V
RTC Backup Battery Voltage	VRTC_IN	0.0 to 5	V
USB0 VBUS Voltage	USB0_VBUS	0.0 to 5.5	٧
USB1 VBUS Voltage	USB1_VBUS	0.0 to 6.0	V

NOTE: These stress ratings are only for transient conditions. Operation at, or beyond, absolute maximum rating conditions may affect reliability and cause permanent damage to the SOM-M2 and its components.

3.2 Recommended Power Operating Conditions

Parameter	Min	Typical	Max	Unit	Notes
DC Main Battery Input Voltage	3.5	5	6	٧	
DC Main Battery Active Current	_	302	_	mA	3
DC RTC Backup Battery Voltage	1.8	3.2	5	V	
DC USB0_VBUS Voltage	_	5	_	٧	
DC USB1_VBUS Voltage	0	5	5.5	V	
802.11b Transmit Power	+16	+18	+20	dBm	4
802.11b Receive Sensitivity	_	-87	-76	dBm	4
802.11g Transmit Power	+11	+13	+15	dBm	4
802.11g Receive Sensitivity	_	-73	-68	dBm	4
802.11n Transmit Power	+10	+12	+14	dBm	4
802.11n Receive Sensitivity	_	-67	-64	dBm	4
BT Transmit Power	+4.5	+8.0		dBm	4
BT Receive Sensitivity	_	-90	-70	dBm	4
Input Signal High Voltage	0.65 x VREF	_	VREF	٧	2
Input Signal Low Voltage	-0.3	_	0.35 x VREF	V	2
Output Signal High Voltage		_	VREF	٧	2
Output Signal Low Voltage	GND	_	0.2	V	

NOTES:

- 1. General note: CPU power rails are sequenced on the module.
- 2. VREF represents the peripheral I/O supply reference for the specific CPU voltage rail.
- 3. Measured across R178 with 4.2V input. Fully populated SOM running Demo application on U-Boot/Linux version 2009.08. 4.3" display attached (but current from the display is not included in the measurement); no other peripherals attached.
- 4. Wireless numbers taken from the Murata LBEH19XMMC Module Datasheet (Rev. I). Logic PD is working to verify these numbers on the SOM application.

3.3 Clocks

The AM35x requires an oscillator to enable proper internal timing. A 26.000 MHz oscillator is used to generate many of the microprocessor's internal clocks via a series of Phase Lock Loops (PLLs) and signal dividers. To generate the core CPU clock, the 26.000 MHz signal is run through

a Digital PLL controlled by the PRCM registers. Divisors are used to divide down the internal bus frequency to set the LCD, memory controller, camera interface, etc.

IMPORTANT NOTE: Please see TI's *AM35x ARM Microprocessor Technical Reference Manual* for additional information about microprocessor clocking.

The second required clock runs at 32.768 kHz and is connected directly to the AM35x. The 32.768 kHz clock is used for CPU start up and reference.

The CPU's core clock speed is initialized by software on the SOM-M2. The SDRAM bus speed is set at 166 MHz in U-Boot. Other clock speeds, such as core speed and specific serial baud rates, can be supported and modified in software for specific user applications.

The SOM-M2 provides an external bus clock, uP_OBSCLK. This clock is driven by the SYS CLKOUT1 pin.

AM35x Microprocessor Signal Name	SOM-M2 Net Name	Default Software Value in U-Boot
CORE	N/A	Up to 600 MHz
SDRC_CLK	uP_DDR_CLK	166 MHz
SYSCLKOUT1	uP_OBSCLK	26MHz

Table 3.1: AM3517Microprocessor Clocks

3.4 Memory

3.4.1 Memory Management Unit (MMU)

The AM35x SOM has one MMU for the microprocessor unit (MPU). The MPU MMU is described in the *ARM Cortex-A8 Technical Reference Manual*, available at http://infocenter.arm.com/help/index.jsp.

3.4.2 DDR

The AM35x SOM uses a 32-bit memory bus to interface to two 16-bit DDR2 SDRAM memories. The memory on the SOM-M2 included in the AM3517 EVM Development Kit is 256 MB DDR2, organized as 64 Meg x 32.

Other memory densities may be available for SOMs in production volumes. Please <u>contact Logic PD</u> about custom configurations if your design requires different memory densities from Logic PD's standard SOM configurations.

3.4.3 NAND Flash

The SOM-M2 uses the 16-bit GPMC memory bus to interface to a single 512 MB NAND flash memory chip.

It is possible to expand the system's non-volatile storage capability by adding external flash ICs, SD memory, NOR, or NAND flash on the user application board. See the AM3517 EVM Development Kit for reference designs or contact Logic PD for other possible peripheral designs.

3.4.4 MMC/SD Support

The SOM-M2 directly supports a single SD/MMC slot. The SOM-M2 routes the signals for MMC1 to the baseboard connectors, allowing connections on a user design to a socket where a card can be mounted. MMC1 supports up to 8 data bits. The AM35x microprocessor has functionality for two more MMC peripherals: MMC2 is used for the Murata Wi-Fi/Bluetooth module on the SOM. It has functionality on the upper 4 data bits to support direction control for an SD/MMC buffer. MMC3 is an alternate pin mapping for other peripherals used elsewhere on the SOM.

The AM3517 eXperimenter Board reference design includes a single SD/MMC connector. Please contact Logic PD for more information on implementing additional slots.

3.5 DMA

The AM35x has several DMA controllers:

- SDMA data transfers from the microprocessor to peripherals
- Display DMA
- USB High Speed (HS) DMA

The SDMA controller (DMA4) has the following features:

- 32 channels (independent, concurrent, variable data size, burst/chain, endian conversion)
- Memory to memory, memory to peripheral
- Interrupts
- 256 32-bit FIFOs

3.6 10/100 Ethernet PHY

The AM35x SOM-M2 uses an SMSC LAN8710 Ethernet PHY to provide an easy-to-use networking interface. The four analog PHY interface signals (transmit/receive) each require an external impedance matching circuit to operate properly. Logic PD provides an example circuit schematic in the *AM35x eXperimenter Board Schematics*. Please note the TX+/- and RX+/- pairs must be routed as differential pairs (at 100 ohms) on the baseboard PCB.

The 10/100 Ethernet MAC address can be found in two ways. One, the MAC address is printed on a sticker affixed to the top side of the SOM and is the address that **does not** follow this convention: 00:08:EE:xx:xx:xx. Two, the 10/100 Ethernet MAC address is stored within the AM35x microprocessor and can be obtained using software; please refer to Tl's *AM35x ARM Microprocessor Technical Reference Manual* for this procedure.

3.7 802.11 Wireless Ethernet + Bluetooth

The SOM-M2 uses a Murata LBEH19XMMC 802.11b/g/n + Bluetooth 2.1 Wireless IC to provide an easy-to-use wireless networking interface. The LBEH19XMMC is connected to the AM35x through a combination of MMC, SDIO, and GPIO. The RF connector is located on the SOM at reference designator J4; J4 is shared between 802.11 and Bluetooth.

The MAC address for 802.11b/g/n is printed on a sticker affixed to the top side of the SOM. The 802.11b/g/n MAC address follows this convention: 00:08:EE:xx:xx:xx

NOTE: Transmit power (VBAT) comes from U22, which converts the incoming voltage (MAIN BATT IN) to ~3.5V.

NOTE: See <u>Application Note 447</u> for FCC guidelines pertaining to use of the AM35x SOM-M2 in end products.

3.7.1 2.4 GHz Antenna Information

The AM35x SOM-M2 has been qualified to use a Pulse W1038, 4.9 dBi Omni-directional antenna. Use of this antenna will satisfy FCC regulations. A different Omni-directional antenna with a peak gain of 4.9 dBi or less may be substituted and still satisfy FCC regulations. If an antenna with higher gain or of a different type is to be used, the end product must be put through intentional radiation testing at a qualified test lab. Please refer to FCC rules 47 CFR § 15.204 for more information.

3.7.2 Software Requirements

In order to be FCC compliant with the 802.11b/g/n and Bluetooth devices, the following software must be used:

■ 802.11b/g/n: Firmware Version: Rev 6.1.0.0.313

■ Bluetooth: Firmware Version: 7.2.31; initialization script TI P31.91

Any other version of the firmware must be approved by the FCC. If another version of the firmware is desired, please contact Logic PD for assistance with certification.

3.7.3 FM Interface

The Murata module on the SOM-M2 has FM capabilities. FM signals are routed to the baseboard connectors (see Section 6) for connection to audio processing and antenna.

NOTE: The FM interface is untested and not supported with software.

IMPORTANT NOTE: The FCC certification for the AM35x SOM-M2 does not cover FM signals; therefore, use of FM signals will require independent FCC testing and certification.

3.8 Display Interface

The AM35x has a built-in graphics controller supporting up to 24-bit parallel RGB (pixel rates up to 74.25 MHz enabling HD resolutions) along with two 10-bit Digital-to-Analog Converters (DAC) supporting composite NTSC/PAL video and Luma/Chroma Separate Video (S-Video). Image rotation, resizing, color space conversion, and 8-bit alpha blending functions are built in. See TI's AM35x Technical Reference Manual for further information on the integrated LCD controller.

The signals from the AM35x LCD controller are organized by bit and color and can be interfaced through the SOM-M2 expansion connectors. The signals from the SOM-M2 are driven from the 3.3V_or_1.8V rail. Logic PD has written drivers for panels of different types and sizes. Please contact Logic PD before selecting a display for your application.

NOTE: In 3.3V IO mode, an LCD can be driven directly from the AM3517.

NOTE: The eXperimenter Baseboard uses the standard Logic PD 16-bit LCD interface as well as a 24-bit HDMI transceiver.

IMPORTANT NOTE: Using the internal graphics controller may affect microprocessor performance. Selecting display resolutions and color bits per pixel will vary microprocessor busload.

3.9 Video Processing Front End

The AM35x has a built-in 16-bit video input port supporting RAW data interface, up 75 MHz pixel clock, REC656/CCIR656, YCbCr422 format (8- and 16-bit), black clamping signal generation, 10-bit to 8-bit A-law compression, and up to 16K pixels in horizontal and vertical directions. The signal input to the VPFE is through the CCDC bus connections. The SOM-M2 supports an 8-bit video input interface with control lines on the CCDC bus (see Section 6). See Tl's AM35x Technical Reference Manual and Logic PD's AM3517 Application Board Schematics for connection details.

3.9.1 TV_OUT

The AM35x supports S-Video on the TV_OUT signals (see Section 6 for details). Note that the TV_OUT signals need to be routed at 75 ohms single ended. There are optional noise-filtering component locations on the SOM-M2 for the TV_OUT signals.

3.10 Serial Interfaces

The SOM-M2 comes with the following serial channels: high end CAN controller, multichannel buffered serial ports (McBSPs), four McSPI ports, up to four UARTS, and three I2C ports. If additional serial channels are required, please contact Logic PD for reference designs. Please see Tl's AM35x Technical Reference Manual for further information regarding serial communications.

3.10.1 CAN Controller

The AM3517 has a high performance CAN 2.0B controller. It includes a CAN Protocol Kernel, a Standard CAN Controller (SCC), and a High End CAN Controller (HECC). The SCC supports 16 receive/transmit message objects, while the HECC supports 32 receive/transmit message objects. The HECC also supports 32 receive-identifier masks.

Other features of the CAN controller include:

- 1 Mbps data rate
- Programmable sampling rate
- Selectable edge for synchronization
- Automatic re-transmission
- Bus failure diagnostic
- Self test
- Wake-up on bus activity
- Auto reply

The signals from the SOM-M2 are driven from the 3.3V_or_1.8V rail. The end-product design must provide an external CAN transceiver. Logic PD has provided an example reference design with the *AM3517 Application Board Schematics*. When choosing a CAN transceiver, the designer should keep in mind bus loading, availability, ESD protection, and data rates.

3.10.2 McBSP

The SOM-M2 provides access to four multi-channel buffered serial ports (McBSP) with the following capabilities:

- Full-duplex and multi-drop
- 512B FIFO on McBSP1, 3, 4; 5KB FIFO on McBSP2
- Max data rate of 48 Mbps
- I2S, PCM, and TDMI support
- Support for external clocks and frame sync
- Sidetone support on McBSP2/3 (requires channels are looped back)

The signals from the SOM-M2 are scaled to IO voltage levels (3.3V_or_1.8V), not RS232 level signals.

NOTE: McBSP5 is an alternate pin mapping of the HSUSB bus. On the AM35x SOM-M2, uP_HSUSB is used for the USB host port and McBSP5 is not available.

3.10.3 UARTs

The AM35x microprocessor has up to four asynchronous serial ports with the following capabilities:

- 16C750-compatible.
- IrDA and CIR support (UART3 only)
- 64 byte FIFO on receive and transmit
- Hardware or software flow control
- Baud rates to 3686400 bps

The signals from the SOM-M2 are TTL level signals (3.3V or 1.8V), not RS232 level signals.

NOTE: UART4 is an alternate pin function of GPMC_WAIT1/2.

3.10.4 McSPI

The SOM-M2 makes McSPI ports 1 and 2 available. They have the following characteristics:

- Four channels / chip selects (McSPI1)
- Two channels / chip selects (McSPI2)
- Programmable frequency, polarity, and phase for each channel
- SPI word lengths ranging from 4 bits to 32 bits
- Up to four master channels or single channel in slave mode
- Master multichannel mode with either full duplex or half duplex
- 64 byte FIFO

Please see TI's *AM35xx Technical Reference Manual* for further information. The signals from the SOM-M2 are TTL level signals (3.3V or 1.8V), not RS232 level signals. Note that McSPI3 is an alternate function of MMC2, which is used for the on-board Murata WiFi module.

3.10.5 I2C

The AM35x microprocessor has three I2C ports with the following characteristics:

- Slave or master mode
- Serial camera control bus (SCCB) mode
- Compliant with I2C version 2.1

- Standard (100Kbps) and fast mode (400Kbps)
- High-speed mode up to 3.4Mbps
- 7- and 10-bit addressing
- 8 byte (I2C1, I2C2) and 64 byte (I2C3) FIFOs

Please see TI's *AM35x ARM Microprocessor Technical Reference Manual* for further information. The signals from the SOM-M2 are TTL level signals (3.3V or 1.8V), not RS232 level signals.

3.10.5.1 I2C1

Table 3.2 lists the devices that are connected to the SOM-M2 I2C1 bus.

IMPORTANT NOTE: the INA219 Power Measurement ICs are only populated on the AM3517 SOM-M2 included with the AM3517 EVM Development Kit; they are connected to I2C1 only when resistors R200 and R201 are populated.

Device	Hex Address	Binary Address	Function
S35390	0x30	0b0110000	RTC on I2C1
TPS65023	0x48	0b1001000	PMIC on I2C1
TSC2004	0x4B	0b1001011	Touch on I2C1
INA219	0x40	0b1000000	5V power measure on PM/I2C1
INA219	0x41	0b1000001	1.2V power measure on PM/I2C1
INA219	0x42	0b1000010	VIO power measure on PM/I2C1
INA219	0x43	0b1000011	1.8V power measure on PM/I2C1

Table 3.2: I2C1 Bus Devices & Addresses

3.11 USB Interface

The AM35x SOM-M2 supports one USB 2.0 high-speed host port and one USB 2.0 OTG port; the USB PHY for the OTG port (USB0) is internal to the AM35x microprocessor. The SOM-M2 adds an external SMSC USB3320 PHY connected to the HSUSB bus to implement a high-speed host port (USB1). All ports can operate at up to 480 Mbit/sec.

NOTE: The host port (USB1) does not support full- or low-speed; to use full- or low-speed peripherals, an external hub is required.

A second host port can be implemented by connecting to the ETK bus (labeled uP_HSUSB1) on connector J3. The third host port is an alternate pin function of other interfaces. Refer to the *AM3517 Application Board Schematics* for example circuitry.

For more information on pin-mapping and using both USB host and OTG interfaces, please see TI's AM35xx Technical Reference Manual.

IMPORTANT NOTE: In order to correctly implement USB on the SOM-M2, additional impedance matching circuitry may be required on the USBx_D+ and USBx_D- signals before they can be used. USB 2.0 requirements specify the signals must be routed as differential pairs with a 90 ohm differential impedance. Refer to the *USB* 2.0 *Specification* for detailed information.

3.12 ADC/Touch Interface

The SOM-M2 uses TI's TSC2004 touch screen controller (TSC). The controller includes a 12-bit analog-to-digital converter (ADC). This TSC is used to support standard 4-wire resistive touch panels and one auxiliary A/D signal. The device is connected to the CPU by the I2C1 interface. Please see TI's TSC2004 Datasheet for more information.

3.13 Real Time Clock (RTC)

The SOM-M2 has a Seiko S35390 real time clock connected to I2C1. Note that the RTC requires an additional voltage (VRTC_IN) to operate and to perform timekeeping when MAIN_BATT_IN is not present.

The voltage for the RTC comes from VRTC_IN (see Section 6). The AM3517 EVM Development Kit reference design includes example circuitry to power VRTC_IN from either the power supply or backup battery.

3.14 General Purpose I/O (GPIO)

Logic PD designed the SOM-M2 to be flexible and provide multiple options for analog and digital GPIO. There are numerous digital GPIO pins on the SOM-M2 that interface to the AM35x. See Section 6 of this document for more information. If certain peripherals are not desired, such as the LCD controller, chip selects, or UARTs, then more GPIO pins become available.

3.15 Sysboot I/O

The AM35x has eight lines dedicated for Sysboot functionality. Two of these are pulled down on the SOM and not connected externally (uP_SYSBOOT7:8); the remainder are routed to the baseboard connectors. Default resistors on the SOM-M2 set a boot order of: NAND, EMAC, USB, MMC1.

Changes to the boot order can be made with baseboard circuitry; however, four of the Sysboot lines (Sysboot1,3,4,6) are used as GPIO on the SOM-M2 after boot.

IMPORTANT NOTE: When using the Sysboot pins as IO, be aware that they cannot be driven during reset.

 BOOT[8:0]
 Boot Order [BOOT5 = 0 default]
 Boot Order [BOOT5 = 1]

 0b0 01X0 1100
 (Default) NAND, EMAC, USB, MMC1
 EMAC, USB, MMC1, NAND

 0b0 01X0 1101
 XIP, USB, UART, MMC1
 USB, UART, MMC1, XIP

 0b0 01X0 1000
 XDOC, EMAC, USB, EMAC
 USB, XDOC

 0b0 01X0 1001
 MMC2, EMAC, USB, EMAC
 USB, MMC2

Table 3.3: Boot Strap Options

3.16 Expansion/Feature Options

The SOM was designed for expansion and a variable feature set, providing all the necessary control signals and bus signals to expand the user's design. Some of these signals are buffered and brought out to the expansion connectors. It is possible for a user to expand the SOM's functionality even further by adding host bus or ISA bus devices. Some features that are

implemented on the AM35x microprocessor, but are not discussed herein, include: pulse width modulation (PWM), Secure Digital, MMC cards, SDIO cards, 1wire interface, watchdog timers, or the debug module. See Tl's AM35xx Technical Reference Manual and Logic PD's AM3517 SOM-M2 Schematics for more details. Logic PD has experience implementing additional options, including other audio codecs, Ethernet ICs, co-processors, and components on SOMs. Please contact Logic PD for potential reference designs before selecting your peripherals.

4 System Integration

4.1 Custom Configuration

The AM3517 SOM-M2 was designed to meet multiple applications for users with specific design and budget requirements. As a result, this SOM supports a variety of embedded operating systems, flexible DDR and flash memory footprints, and other hardware configurations. If your application needs require unique hardware or software configurations, please contact Logic PD about custom SOMs available in production volumes.

4.2 Resets

The SOM-M2 has a reset input (RESPWRONn) and a reset output (RESOUTn). External devices should use RESPWRONn to assert reset to the product. The SOM-M2 uses RESOUTn to indicate to other devices that the SOM-M2 is in reset.

4.2.1 Master Reset (RESPWRONn)—Reset Input

Logic PD suggests that custom designs implementing the AM35x SOM-M2 use the RESPWRONn signal as the "pin-hole" reset used in commercial embedded systems. The RESPWRONn triggers a power-on-reset event to the AM35x microprocessor via the TPS65023 PMIC and resets the entire CPU.

IMPORTANT NOTE: Any custom reset circuit design should guard the assertion of the reset lines during a low power state so as to prevent power-up in a low or bad power condition. (Powering up in a low or bad power condition will cause data corruption and, possibly, temporary system lock. Either one of the following two conditions will cause a system-wide reset: power on the RESPWRONn signal or a low pulse on the RESPWRONn signal.

Low Pulse on RESPWRONn Signal

A low pulse on the RESPWRONn signal for longer than 30mS—asserted by an external source (for example, the reset button on the custom design application)—will bring RESOUTn low for 100mS after the assertion source is de-asserted.

Logic PD suggests that for any external assertion source that triggers the RESPWRONn signal, analog or digital, de-bouncing should be used to generate a clean, one-shot reset signal.

4.2.2 SOM-M2 Reset (RESOUTn)—Reset Output

All hardware peripherals should connect their hardware-reset pin to the RESOUTn signal on the expansion connector. Internally, all SOM-M2 peripheral hardware reset pins are connected to the RESOUTn net.

If the reset circuit is asserted (active low), the user can expect to lose information stored in RAM. The data loss occurs because the CPU is reset to its reset defaults.

4.2.3 SOM-M2 Reset (uP_RESWARMn)—Reset Input/Output

uP_RESWARMn is the raw AM35x reset I/O. As such, it is sensitive to external loading and no devices with active pull-ups should be added to this line. It is permissible to have active low circuitry on this line.

4.3 Interrupts

The AM35x incorporates the ARM Cortex-A8 interrupt controller which provides many inter-system interrupt sources and destinations. Most external GPIO signals can also be configured as interrupt inputs by configuring their pin control registers. Logic PD BSPs setup and process all SOM-M2 interrupt sources, onboard and external. Refer to TI's AM35xx Reference Manual for further information on using interrupts. IRQn is routed to the baseboard, see Section 6 for details.

4.4 JTAG Debugger Interface

The JTAG connection on the AM35x allows recovery of corrupted flash memory, and real-time application debug. There are several third-party JTAG debuggers available for TI microprocessors. The following signals make up the JTAG interface to the AM35x microprocessor: TDI, TMS, TCK, TDO, nTRST, RTCK, EMU0, EMU1, and RESOUTn (RESOUTn is only required for some JTAG tools; see the JTAG tool documentation for exact pinout). These signals should interface directly to a 20-pin 0.1" through-hole connector, as shown on the AM3517 eXperimenter Baseboard Schematics.

IMPORTANT NOTE: When laying out the 20-pin connector, realize that it may not be numbered as a standard 20-pin 0.1" insulation displacement connector (IDC) through-hole connector. See the EVM Development Kit reference design for further details. Each JTAG tool vendor may define the 20-pin IDC connector pin-out differently.

4.5 Power Management

4.5.1 System Power Supplies

In order to ensure a flexible design, the SOM-M2 has the following power inputs: MAIN_BATT_IN and VRTC. MAIN_BATT_IN is the power input to the SOM-M2 PMIC (TPS65023). The TPS65023 generates the on-board voltages for the AM35x and associated peripherals.

Note that 3.3V_or_1.8V is an output of the SOM PMIC, and is the selectable IO voltage rail. The setting is determined by the baseboard design by using signal IO_VOLTAGE_SEL (see Section 6 for details).

IMPORTANT NOTE: 3.3V_or_1.8V is an output from the SOM-M2, and should only be used as a reference voltage input to level shifting devices on baseboard designs.

4.5.1.1 MAIN_BATT_IN

The MAIN_BATT_IN input is the main source of power for the SOM-M2. In normal configuration, this input expects a voltage from 3.5V to 5V. The TPS65023 power management controller takes the MAIN_BATT_IN rail input and creates all onboard voltages. If the design is required to maintain RAM contents in a critical power situation (e.g., low battery, loss of power), the

MAIN_BATT_IN supply should be maintained above the minimum level at all costs (see Section 2).

4.5.1.2 VRTC_IN

VRTC_IN is used to power the real time clock, U35. Always power this rail to maintain the clock and power state of the product. A lithium-ion coin cell typically supplies power to this rail. See the *AM3517 eXperimenter Baseboard Schematic* for details on powering VRTC_IN.

4.5.2 Dual Voltage I/O

The AM35x microprocessor and SOM-M2 uniquely support dual-voltage I/O. The user may select an operating voltage of either 1.8V or 3.3V through "IO_VOLTAGE_SEL" J1.37. For 3.3V operation, J1.37 should be left unconnected. For 1.8V operation, J1.37 should be tied directly to GND.

IMPORTANT NOTE: The IO_VOLTAGE_SEL line should only be changed with the SOM powered off.

4.5.3 System Power Management

Good power management design is important in any system development and embedded system design is no exception. In embedded system design, power management is typically one of the most complicated areas due to the dramatic effect it has on product cost, performance, usability, and overall customer satisfaction. Many factors affect a power-efficient hardware design: power supply selection (efficiency), clocking design, IC and component selection, etc. The SOM was designed with these aspects in mind while also providing maximum flexibility in software and system integration.

On the AM35x there are many different software configurations that drastically affect power consumption: microprocessor core clock frequency, bus clock frequency, peripheral clocks, bus modes, power management states; peripheral power states and modes; product user scenarios; interrupt handling; and display settings (resolution, backlight, refresh, bits per pixel, etc). These settings are typically initialized in the startup software routines and may be modified later in the operating system and application software. Information for these items can be found in the appropriate documents such as the *U-Boot User's Manual* or the specific BSP manual.

4.5.4 System Power Sequencing

Power sequencing for the AM35x is handled by the TPS65023 PMIC.

IMPORTANT NOTE: External circuitry should guarantee that any voltages applied to SOM pins are present only after the SOM-M2 has completed its power up sequence. Failure to do so may result in erratic SOM-M2 operation or device damage. One way to ensure this is to use the external reset (RESOUTn) as a gating signal for all external power supplies.

4.6 ESD Considerations

The SOM was designed to interface to a customer's peripheral board, while remaining low cost and adaptable to many different applications. The SOM does not provide any onboard ESD protection circuitry—this must be provided by the product it is used in. Logic PD has extensive

experience in designing products with ESD requirements. Please $\underline{\text{contact Logic PD}}$ if you need any assistance in ESD design considerations.

5 Memory & I/O Mapping

On the AM35x microprocessor, all address mapping for the GPMC chip select signals is listed below.

Mapped "Chip Select" signals for the AM35x are available as outputs from the microprocessor and are assigned as described in Table 5.1.

Table 5.1: Chip Select Signals

Chip Select	Device/Feature	Notes
nCS0	NAND / boot NOR	Boot chip select for NAND device or external NOR (when configured on AM3517 Application Board)
nCS1	External CS	Available for use by an off-board external device
nCS2	External CS	Available for use by an off-board external device
nCS3	External CS	Available for use by an off-board external device
nCS4:7	Used as GPIO	See Section 6 for details

6 Pin Descriptions & Functions

SOM Net Name: This is the name used in Logic PD's AM3517 SOM-M2 Schematics.

Microprocessor Name: This is the name used TI's AM35x ARM Microprocessor Datasheet.

I/O: This indicates the default pin usage. Most pins can be configured as either input or output. Consult Logic PD's *AM3517 SOM-M2 Schematics* and Tl's *AM35x ARM Microprocessor Datasheet* for more information.

IMPORTANT NOTE: All IO is run at either 3.3V or 1.8V; there is no individual pin selection of IO voltages.

Description: If a pull-up or pull-down resistor is present on the AM3517 SOM-M2, it will be noted here. Special usage tips and cautions will be noted here. Consult Logic PD's *AM3517 SOM-M2 Schematics* and TI's *AM35x ARM Microprocessor Datasheet* for more information.

6.1 J1 Connector 100-Pin Descriptions

I1 Pin#	SOM Net Name	Microprocessor Name	I/O	Voltage	Description
311 IIIπ	JOW Net Hame	DSS DATA8/GPIO		3.3V or 1.8V	LCD G3 data bit when operating in 16 bpp
1	uP DSS DOUTE		0	(see Note 1)	5:6:5 color mode.
i	<u>u</u>	DSS DATA0/UAR		(ccc recc r)	o.c.o color mode.
		T1 CTS/DSSVEN			
		C656 DATA0/GPI		3.3V or 1.8V	LCD B1 data bit when operating in 16 bpp
2	uP_DSS_DOUT(O_70	0	(see Note 1)	5:6:5 color mode.
		DSS_DATA9/GPIO		3.3V or 1.8V	LCD_G4 data bit when operating in 16 bpp
3	uP_DSS_DOUTS	_79/HW_DBG17	0	(see Note 1)	5:6:5 color mode.
		DSS_DATA1/UAR			
		T1_RTS/DSSVEN			
		C656_DATA1/GPI			LCD_B2 data bit when operating in 16 bpp
4	uP_DSS_DOUT1		0	(see Note 1)	5:6:5 color mode.
_	D DOO DOUT	DSS_DATA10/GPI			LCD_G5 data bit when operating in 16 bpp
5	uP_DSS_DOUT1		0	(see Note 1)	5:6:5 color mode.
		DSS_DATA2/DSS		0.01/ 4.01/	LOD DO data bit urban ananation in 40 ban
6	uP DSS DOUT2	VENC656_DATA2/ GPIO 72	0	3.3V or 1.8V (see Note 1)	LCD_B3 data bit when operating in 16 bpp 5:6:5 color mode.
0	uP_D33_D0012	DSS DATA11/GPI	U	3.3V or 1.8V	LCD R1 data bit when operating in 16 bpp
7	uP DSS DOUT1	_	0	(see Note 1)	5:6:5 color mode.
1	ui _D33_D001	DSS DATA3/DSS		(See Note 1)	5.0.5 color mode.
		VENC656_DATA3/		3 3V or 1 8V	LCD_B4 data bit when operating in 16 bpp
8	uP_DSS_DOUT3		0	(see Note 1)	5:6:5 color mode.
		DSS DATA12/GPI		3.3V or 1.8V	LCD R2 data bit when operating in 16 bpp
9	uP DSS DOUT1		0	(see Note 1)	5:6:5 color mode.
					LCD B5 data bit when operating in 16 bpp
		DSS_DATA4/UAR			5:6:5 color mode. Notice that LCD_B0 is
		T3_RX_IRRX/DSS			omitted; LCD_B5 (Blue MSB) is also
		VENC656_DATA4/		3.3V or 1.8V	connected to LCD_B0 (Blue LSB) when
10	uP_DSS_DOUT4		0	(see Note 1)	driving an 18 bit display with 16 bits.
		DSS_DATA13/GPI	_	3.3V or 1.8V	LCD_R3 data bit when operating in 16 bpp
11	uP_DSS_DOUT1		0	(see Note 1)	5:6:5 color mode.
		DSS_DATA5/UAR			
		T3_TX_IRTX/DSS		2 2)/ 2= 4 0)/	LCD CO data bit when an artist in 40 to
12	UD DOC DOUT	VENC656_DATA5/			
12	uP_DSS_DOUTS		0	(see Note 1)	5:6:5 color mode.
12	UD DOC DOUT	DSS_DATA14/GPI	0	3.3V or 1.8V	LCD_R4 data bit when operating in 16 bpp 5:6:5 color mode.
13	uP_DSS_DOUT1	14 O_84	U	(see Note 1)	D.O.D COIDI MODE.

		Microprocessor			
I1 Din#	SOM Net Name	Microprocessor Name	I/O	Voltage	Description
JI FIII#	SOW Net Name	DSS DATA6/UAR	1/0	Voitage	Description
		T1_TX/DSSVENC			
		656 DATA6/GPIO		3.3V or 1.8V	LCD_G1 data bit when operating in 16 bpp
14	uP DSS DOUT6	76/HW DBG14	0	(see Note 1)	5:6:5 color mode.
				(000)	LCD_R5 data bit when operating in 16 bpp
					5:6:5 color mode. Notice that LCD R0 is
					omitted; LCD_R5 (Red MSB) is also
		DSS_DATA15/GPI		3.3V or 1.8V	connected to LCD_R0 (Red LSB) when
15	uP_DSS_DOUT15	O_85	0	(see Note 1)	driving an 18 bit display with 16 bits.
		DSS_DATA7/UAR			
		T1_RX/DSSVENC			
		656_DATA7/GPIO		3.3V or 1.8V	LCD_G2 data bit when operating in 16 bpp
16	uP_DSS_DOUT7	_77/HW_DBG15	0	(see Note 1)	5:6:5 color mode.
	· · · · · · · · · · · · · · · ·	DSS_HSYNC/GPI		3.3V or 1.8V	
17	uP_DSS_HSYNC	O_67/HW_DBG13	0		LCD Horizontal Sync signal.
4.0	D DOG DOLL(DSS_PCLK/GPIO_		3.3V or 1.8V	LCD Pixel Clock signal. This signal has a
	uP_DSS_PCLK	66/HW_DBG12	0	(see Note 1)	22 ohm series resistor on the SOM.
19	DGND	VSS	1	GND	Ground. Connect to digital ground.
20	DGND	VSS	ı	GND	Ground. Connect to digital ground.
		DSS_VSYNC/GPI	_	3.3V or 1.8V	
21	uP_DSS_VSYNC	O_68	0		LCD Vertical Sync signal.
22	RFU	_	NA	NA	Reserved for future use. Do not connect.
		DSS_ACBIAS/GPI	_	3.3V or 1.8V	LCD AC bias control (STN) or pixel data
23	uP_DSS_ACBIAS	O_69	0	(see Note 1)	enable (TFT) signal.
		CCDC_PCLK/GPI		3.3V or 1.8V	
24	CCDC_PCLK	O_94/HW_DBG0	ı	(see Note 1)	Video Processor Pixel Clock signal.
		USB0_DRVVBUS/			
0.5	D LIODA DDVA/DLIO	UART3_TX_IRTX/		3.3V or 1.8V	Power enable for external USB0 power
25	uP_USB0_DRVVBUS		0	(see Note 1)	switch.
26	CCDC HD	CCDC_HD/UART4		3.3V or 1.8V	Video Processor Harizantal Syna signal
26 27	CCDC_HD FM AINR	_RTS/GPIO_96	<u> </u> 	(see Note 1)	Video Processor Horizontal Sync signal.
21	FIVI_AINK	CODO VOLLADIA	- 1	_	Analog input to FM on Murata module.
		CCDC_VD/UART4 CTS/GPIO 97/H		3.3V or 1.8V	
28	CCDC VD	C13/GP10_97/H W DBG2	ı	(see Note 1)	Video Processor Vertical Sync signal.
20	OODO_VD	VV_DDG2	- '	(SCC NOIC 1)	Active low. External reset input to the
					SOM-M2. This signal should be used to
					reset all devices on the SOM-M2 including
		TPS65023		MAIN BATT	the CPU. 4.7k pull-up on SOM to
29	RESPWRONn	HOT RESET	ı	IN	MAIN BATT IN.
		CCDC_WEN/CCD			
		C_DATA9/UART4_			
		RX/GPIO_98/HW_		3.3V or 1.8V	Video Processor Memory Write Enable
30	CCDC_WEN	DBG3	ı	(see Note 1)	signal.
					Active low. Software can use as a
		SYS_NIRQ/GPIO_	_	3.3V or 1.8V	hardware interrupt. This signal has a 4.7k
31	IRQn	0	ı	(see Note 1)	pull-up on the SOM.
		CCDC_FIELD/CC			
		DC_DATA8/UART		0.01/ 4.01/	
22	CCDC FLD	4_TX/I2C3_SCL/G		3.3V or 1.8V	Video Processor Field ID signal
32	CCDC_FLD	PIO_95/HW_DBG1	I N/A	(see Note 1)	Video Processor Field ID signal.
33	RFU	— 0000 DATAZ/05	NA	NA	Reserved for future use. Do not connect.
24	CCDC D7	CCDC_DATA7/GP		3.3V or 1.8V	Video Processor data hit 7
34 35	CCDC_D7	IO_106	I NA	(see Note 1)	Video Processor data bit 7.
33	RFU	CODO DATACIOS	NA	NA	Reserved for future use. Do not connect.
36	CCDC De	CCDC_DATA6/GP	ı	3.3V or 1.8V	Video Processor data hit 6
36	CCDC_D6	IO_105	ı	(see Note 1)	Video Processor data bit 6.

		Microprocessor			
J1 Pin#	SOM Net Name	Name	I/O	Voltage	Description
					Input to TPS65023 PMIC. This signal has a
		TPS65023			4.7k pull-up resistor. See Section 4.5.2 for
37	IO_VOLTAGE_SEL	DEFDCDC2	I	IN	more information.
20	CCDC DE	CCDC_DATA5/GP		3.3V or 1.8V	Video Dragger data bit F
38 39	CCDC_D5	IO_104/HW_DBG7	0	(see Note 1)	Video Processor data bit 5.
39	FM_AOUTR	CCDC DATA4/GP	U	3.3V or 1.8V	Connected to FM output of Murata module.
40	CCDC D4	IO 103/HW DBG6		(see Note 1)	Video Processor data bit 4.
41	FM AOUTL		0	-	Connected to FM output of Murata module.
T1	1 W_7(001L	CCDC_DATA3/GP		3.3V or 1.8V	Connected to 1 W output of Marata module.
42	CCDC D3	IO 102/HW DBG5	1	(see Note 1)	Video Processor data bit 3.
43	DGND		i	GND	Ground. Connect to digital ground.
	2 0.1.2	UART1_TX/GPIO_		3.3V or 1.8V	l digital grounds
44	UART1 TX	148	0	(see Note 1)	UART1 Transmit signal.
45	FM RXI		ı		RX input of Murata module
		UART1 CTS/GPIO		3.3V or 1.8V	·
46	UART1_CTS	_150	- 1	(see Note 1)	UART1 Clear To Send signal.
47	DGND		ı	GND	Ground. Connect to digital ground.
		UART1_RTS/GPIO		3.3V or 1.8V	
48	UART1_RTS	_149	0	(see Note 1)	UART1 Ready To Send signal.
		HECC1_RXD/UAR			
		T3_RTS_SD/GPIO			HECC Receive input. Connect to CAN
49	CAN_RX	131	ı	(see Note 1)	transceiver on baseboard.
		UART1_RX/MCBS		0.01/ 4.01/	
50	IIADT1 DV	P1_CLKR/MCSPI4 CLK/GPIO 151		3.3V or 1.8V	LIART1 Receive signal
30	UART1_RX	HECC1 TXD/UAR	1	(see Note 1)	UART1 Receive signal.
		T3_RX_IRRX/GPI		3.3V or 1.8V	HECC Transmit output. Connect to CAN
51	CAN TX	O 130	0	(see Note 1)	transceiver on baseboard.
		UART3 RTS SD/		3.3V or 1.8V	
52	UART3 RTS	GPIO_164	0	(see Note 1)	UART3 Ready To Send signal.
53	DGND		I	GND	Ground. Connect to digital ground.
		UART3_CTS_RCT		3.3V or 1.8V	
54	UART3_CTS	X/GPIO_163	ı	(see Note 1)	UART3 Clear To Send signal.
55	FM_TXO		0	_	Connected to FM output of Murata module.
		MMC1_DAT6/GPI		3.3V or 1.8V	
56	MMC1_D6	O_128	I/O	(see Note 1)	_
57	FM_AINL		ı		Analog input to FM on Murata module.
		MMC1_DAT7/GPI		3.3V or 1.8V	
58	MMC1_D7	O_129	I/O	(see Note 1)	MMC1 Data bit 7.
		MMC1_DAT0/MCS		2 2) / 2 4 0) /	
59	MMC1 D0	PI2_CLK/GPIO_12 2	I/O	3.3V or 1.8V (see Note 1)	MMC1 Data bit 0.
วิฮ	IVIIVIC I_DU	MMC2 DAT0/MCS	1/0	(See Note 1)	WINCT Data bit 0.
		PI3 SOMI/UART4		3.3V or 1.8V	
60	MMC2 D0	TX/GPIO 132	I/O	(see Note 1)	MMC2 Data bit 0.
		MMC1 DAT1/MCS		()	
		PI2_SIMO/GPIO_1		3.3V or 1.8V	
61	MMC1_D1	23	I/O	(see Note 1)	MMC1 Data bit 1.
		MMC2_DAT1/UAR		3.3V or 1.8V	
62	MMC2_D1	T4_RX/GPIO_133	I/O	(see Note 1)	MMC2 Data bit 1.
		MMC1_DAT2/MCS			
		PI2_SOMI/GPIO_1		3.3V or 1.8V	
63	MMC1_D2	24	I/O	(see Note 1)	MMC1 Data bit 2.
		MMC2_DAT2/MCS		2 21/ 05 1 91/	
64	MMC2 D2	PI3_CS1/GPIO_13	I/O	3.3V or 1.8V (see Note 1)	MMC2 Data bit 2.
U '1	ININICZ_DZ	4	I/U	Noce More 1)	ININIOZ Dala DIL Z.

		Microprocessor			
J1 Pin#	SOM Net Name	Name	I/O	Voltage	Description
_				J	I/O Voltage Output from SOM. Do not use
				3.3V or 1.8V	this as a general purpose power source.
65	3.3V_or_1.8V	VDDSHV	0	(see Note 1)	Use this pin to power level shifters etc.
		MMC2_DAT3/MCS			
		PI3_CS0/GPIO_13		3.3V or 1.8V	
66	MMC2_D3	5	I/O	(see Note 1)	MMC2 Data bit 3.
					I/O Voltage Output from SOM. Do not use
0.7	0.01/ 4.01/	\/DD011\/		3.3V or 1.8V	this as a general purpose power source.
67	3.3V_or_1.8V	VDDSHV	0	(see Note 1)	Use this pin to power level shifters etc.
68	TOUCH_X1	MANACA DATOMACO	- 1	1.8V	Touch Left (X+) Input to TSC2004.
		MMC1_DAT3/MCS PI2 CS0/GPIO 12		3.3V or 1.8V	
69	MMC1 D3	5	I/O	(see Note 1)	MMC1 Data bit 3.
70	TOUCH X2	<u> </u>	1/0	1.8V	Touch Left (X-) Input to TSC2004.
10	100CH_X2	MMC1_DAT4/GPI	-	3.3V or 1.8V	Todon Leit (X-) input to 1302004.
71	MMC1 D4	O 126	I/O	(see Note 1)	MMC1 Data bit 4.
72	TOUCH Y1		1	1.8V	Touch Left (Y+) Input to TSC2004.
12	100011_11	MMC1 DAT5/GPI	-	3.3V or 1.8V	Todon Lent (1.7) input to 1002001.
73	MMC1 D5	O 127	I/O	(see Note 1)	MMC1 Data bit 5.
74	TOUCH Y2		ı	1.8V	Touch Left (Y-) Input to TSC2004.
	100011_12	MMC1_CMD/GPIO		3.3V or 1.8V	Todon Lon (1) mipat to 10 ozoo n
75	MMC1 CMD	121	I/O	(see Note 1)	MMC1 Command signal.
	_	MMC2 CMD/MCS		,	3
		PI3 SIMO/UART4		3.3V or 1.8V	
76	MMC2_CMD	_RTS/GPIO_131	I/O	(see Note 1)	MMC2 Command signal.
		MMC1_CLK/GPIO		3.3V or 1.8V	MMC1 Clock signal. This signal has a 47
77	MMC1_CLK	_120	0	(see Note 1)	ohm series resistor on the SOM.
		MMC2_CLK/MCSP			
		I3_CLK/UART4_C	_	3.3V or 1.8V	MMC2 Clock signal. This signal has a 47
78	MMC2_CLK	TS/GPIO_130	0	(see Note 1)	ohm series resistor on SOM.
79	DGND	_	ı	GND	Ground. Connect to digital ground.
80	DGND	_	ı	GND	Ground. Connect to digital ground.
0.4	D HODA DIA			(N . (0)	USB1 Data Minus (see Note 4). Connects
81	uP_USB1_DM		I/O	(see Note 3)	to USB3320 on the SOM.
0.0	UD LICDO DM	USB0_DM/UART3	1/0	(aca Nota 2)	LICEO Data Minus (con Note 4)
82	uP_USB0_DM	_RX_IRRX	I/O	(see Note 3)	USB0 Data Minus (see Note 4).
83	uP USB1 DP		I/O	(see Note 3)	USB1 Data Plus (see Note 4). Connects to USB3320 on the SOM.
00	ui _03D1_Di	USB0 DP/UART3	1/0	(See Note 3)	OSBSSZO OIT THE SOIVI.
84	uP USB0 DP	TX IRTX	I/O	(see Note 3)	USB0 Data Plus (see Note 4).
0.	u: _0000_D:	_17(_11(17(1/ 0	(000110100)	USB1 VBus. This signal is used by the
					USB3320 to determine when a device is
85	USB1 VBUS	_	I	5V	connected/disconnected.
86	uP USB0 ID	USB0 ID	ı	(see Note 3)	USB0 ID signal.
87	USB0 VBUS	USB0 VBUS	ı	5V or GND	USB0 VBus.
88	USB0 VBUS	USB0 VBUS	ı	5V or GND	USB0 VBus.
	_	UART2 CTS/MCB			
		SP3 DX/GPT9 P			
		WM_EVT/GPIO_1		3.3V or 1.8V	
89	UART2_CTS	44	-	(see Note 1)	UART2 Clear To Send signal.
90	5V_IN	_	I	5V	Not used on SOM-M2. Do not connect.
		UART2_RTS/MCB			
		SP3_DR/GPT10_P			
		WM_EVT/GPIO_1	_	3.3V or 1.8V	
91	UART2_RTS	45	0	(see Note 1)	UART2 Ready To Send signal.
92	5V_IN	_		5V	Not used on SOM-M2. Do not connect.

		Microprocessor			
J1 Pin#	SOM Net Name	Name	I/O	Voltage	Description
		UART2_TX/MCBS			
		P3_CLKX/GPT11_			
		PWM_EVT/GPIO_		3.3V or 1.8V	
93	UART2_TX	146	0	(see Note 1)	UART2 Transmit signal.
94	DGND	VSS	_	GND	Ground. Connect to digital ground.
		UART2_RX/MCBS			
		P3_FSX/GPT8_P			
		WM_EVT/GPIO_1		3.3V or 1.8V	
95	UART2_RX	47	0	(see Note 1)	UART2 Receive signal.
96	5V_IN	_	_	5V	Not used on SOM-M2. Do not connect.
				3.3V or 1.8V	
97	UART3_TX	UART3_TX_IRTX	0	(see Note 1)	UART3 Transmit signal.
98	5V_IN	_	- 1	5V	Not used on SOM-M2. Do not connect.
				3.3V or 1.8V	
99	UART3_RX	UART3_RX_IRRX	I	(see Note 1)	UART3 Receive signal.
100	DGND	VSS	I	GND	Ground. Connect to digital ground.

NOTE 1: Most AM3517 SOM-M2 I/O pins are dual-voltage capable; that is, the SOM I/O pins may be configured to operate at 3.3V or 1.8V; however, all IO pins must be set to the same voltage. The desired I/O voltage is set via J1.37. See Section 4.5.2 for more information.

NOTE 2: At startup, the boot mode is determined by sampling uP_SYS_BOOT [0:6]. Resistors on the SOM pull these pins to a default value. User boards may select alternate boot modes by pulling selected pins opposite their default value; to do this, the user board must use resistors of much lower impedance than those used on the SOM. User boards must ensure that other circuits do not drive or load down these pins at startup. Driving/loading these pins at startup may cause the AM3517 microprocessor to latch an incorrect boot mode.

NOTE 3: USB voltage levels follow the USB specification and depend on the USB operating speed. Please see the *USB 2.0 Specification* for more information.

NOTE 4: Route USB signals as 45 ohms single ended, 90 ohm differential.

6.2 J2 Connector 100-Pin Descriptions

		Microprocessor			
J2 Pin#	SOM Net Name	Name	I/O	Voltage	Description
				3.3V or 1.8V	
1	GPMC_D7	GPMC_D7	I/O	(see Note 1)	GPMC Bus Data Bit 7.
		GPMC_NCS7/GP MC_IO_DIR/0/GPT			
		8_PWM_EVT/GPI		3.3V or 1.8V	Interrupt for Ethernet PHY (LAN9710). 4.7K
2	ENET_INTn	O_58	-	(see Note 1)	pull-up on SOM.
		GPMC_D8/GPIO_		3.3V or 1.8V	
3	GPMC_D8	44	I/O	(see Note 1)	GPMC Bus Data Bit 8.
		GPMC WAIT1/UA		3.3V or 1.8V	
4	GPMC_WAIT1	RT4_TX/GPIO_63	- 1	(see Note 1)	WAIT1 signal for GPMC interface.
		GPMC D9/GPIO		3.3V or 1.8V	
5	GPMC_D9	45	I/O	(see Note 1)	GPMC Bus Data Bit 9.
		GPMC_WAIT2/UA		3.3V or 1.8V	
6	GPMC_WAIT2	RT4_RX/GPIO_64	- 1	(see Note 1)	WAIT2 signal for GPMC interface.
		GPMC_D10/GPIO		3.3V or 1.8V	
7	GPMC_D10	_46	I/O	(see Note 1)	GPMC Bus Data Bit 10.
		GPMC_NBE1/GPI		3.3V or 1.8V	
8	GPMC_NBE1	O_61 [—]	0	(see Note 1)	BYTE Enable 1 for GPMC Interface.

		Microprocessor			
J2 Pin#	SOM Net Name	Name	I/O	Voltage	Description
		GPMC_D11/GPIO		3.3V or 1.8V	
9	GPMC_D11	_47	I/O	(see Note 1)	GPMC Bus Data Bit 11.
40	ODMO NDEO OLE	GPMC_NBE0_CL		3.3V or 1.8V	DVTE Eachla Of a ODMO laterface
10	GPMC_NBE0_CLE	E/GPIO_60	0	(see Note 1)	BYTE Enable 0 for GPMC Interface.
11	GPMC_D12	GPMC_D11/GPIO 48	I/O	3.3V or 1.8V (see Note 1)	GPMC Bus Data Bit 12.
	OI WO_D12	_+0	1/0	3.3V or 1.8V	Of WO Bus Bata Bit 12.
12	GPMC_WEn	GPMC_NWE	0	(see Note 1)	GPMC Bus Write Enable.
	_	GPMC D11/GPIO		3.3V or 1.8V	
13	GPMC_D13	_49	I/O	(see Note 1)	GPMC Bus Data Bit 13.
				3.3V or 1.8V	
14	GPMC_OEn	GPMC_NOE	0	(see Note 1)	GPMC Bus Output Enable.
4.5	ODMO D44	GPMC_D11/GPIO		3.3V or 1.8V	ODMO B D. / . D'/ 44
15	GPMC_D14	_50	I/O	(see Note 1)	GPMC Bus Data Bit 14.
16	CDMC NADV ALE	GPMC_NADV_AL	0	3.3V or 1.8V	CDMC Bus Address Latch Enable
10	GPMC_NADV_ALE	GPMC D11/GPIO	0	(see Note 1) 3.3V or 1.8V	GPMC Bus Address Latch Enable.
17	GPMC_D15	51	I/O	(see Note 1)	GPMC Bus Data Bit 15.
		GPMC CLK/GPIO	.,,	3.3V or 1.8V	55 545 5444 51. 10.
18	GPMC CLK	59	0	(see Note 1)	GPMC Bus Clock.
19	DGND	VSS	ı	GND	Ground. Connect to digital ground.
20	DGND	VSS	ı	GND	Ground. Connect to digital ground.
21	RFU	_	NA	NA	Reserved for future use. Do not connect.
22	GPMC_nCS5	GPMC_NCS5/SYS _NDMAREQ2/0/G PT10_PWM_EVT/ GPIO_56	0	3.3V or 1.8V (see Note 1)	GPMC Bus Chip Select 5.
00	00140 44	GPMC_A1/GPIO_		3.3V or 1.8V	
23	GPMC_A1	34	0	(see Note 1)	GPMC Bus Address Bit 1.
24	RTCINTn	GPMC_NCS4/SYS _NDMAREQ1/GPT 9_PWM_EVT/GPI O_55	0	(see Note 1)	Active low. Real Time Clock Interrupt. This signal has a 4.7k pull-up.
25	GPMC A2	GPMC_A2/GPIO_ 35	0	3.3V or 1.8V (see Note 1)	GPMC Bus Address Bit 2.
26	GPMC_nCS3	GPMC_NCS3/SYS _NDMAREQ0/GPT 10_PWM_EVT/GPI O_54		3.3V or 1.8V (see Note 1)	GPMC Bus Chip Select 3.
07	CDMC A2	GPMC_A3/GPIO_		3.3V or 1.8V	CDMC Due Address Dit 2
27	GPMC_A3	36 GPMC NCS2/GPT	0	(see Note 1)	GPMC Bus Address Bit 3.
28	GPMC_nCS2	9_PWM_EVT/GPI O_53	0	3.3V or 1.8V (see Note 1)	GPMC Bus Chip Select 2.
29	GPMC_A4	GPMC_A4/GPIO_ 37	0	3.3V or 1.8V (see Note 1)	GPMC Bus Address Bit 4.
30	GPMC nCS1	GPMC_NCS1/GPI O 52	0	3.3V or 1.8V (see Note 1)	GPMC Bus Chip Select 1.
		GPMC A5/GPIO		3.3V or 1.8V	
31	GPMC_A5	38	0	(see Note 1)	GPMC Bus Address Bit 5.
				3.3V or 1.8V	
32	GPMC_nCS0	GPMC_nCS0	0	(see Note 1)	GPMC Bus Chip Select 0.
33	GPMC_A6	GPMC_A6/GPIO_ 39	0	3.3V or 1.8V (see Note 1)	GPMC Bus Address Bit 6.
34	GPMC_D0	GPMC_D0	I/O	3.3V or 1.8V (see Note 1)	GPMC Bus Data Bit 0.
		GPMC_A7/GPIO_ 40	0	3.3V or 1.8V	GPMC Bus Address Bit 7.
35	GPMC_A7	J +1 ∪	0	(see Note 1)	GEIVIO DUS AUUIESS DIL 1.

		Microprocessor			
J2 Pin#	SOM Net Name	Name	I/O	Voltage	Description
				3.3V or 1.8V	•
36	GPMC_D1	GPMC_D1	I/O	(see Note 1)	GPMC Bus Data Bit 1.
		GPMC_A8/GPIO_	_	3.3V or 1.8V	
37	GPMC_A8	41	0	(see Note 1)	GPMC Bus Address Bit 8.
20	CDMC DO	CDMC D2	1/0	3.3V or 1.8V	CDMC Due Date Dit 2
38	GPMC_D2	GPMC_D2 GPMC A9/SYS N	I/O	(see Note 1)	GPMC Bus Data Bit 2.
		DMAREQ2/GPIO		3.3V or 1.8V	
39	GPMC A9	42	0	(see Note 1)	GPMC Bus Address Bit 9.
	_			3.3V or 1.8V	
40	GPMC_D3	GPMC_D3	I/O	(see Note 1)	GPMC Bus Data Bit 3.
		GPMC_A10/SYS_			
		NDMAREQ3/GPIO	_	3.3V or 1.8V	
41	GPMC_A10	_43	0	(see Note 1)	GPMC Bus Address Bit 10.
42	CDMC D4	CDMC D4	1/0	3.3V or 1.8V (see Note 1)	GPMC Bus Data Bit 4.
42 43	GPMC_D4 RFU	GPMC_D4	I/O NA	NA	Reserved for future use. Do not connect.
43	KFU		INA	3.3V or 1.8V	Reserved for future use. Do not connect.
44	GPMC D5	GPMC D5	I/O	(see Note 1)	GPMC Bus Data Bit 5.
45	RFU		NA	NA	Reserved for future use. Do not connect.
10	ru o		1471	3.3V or 1.8V	reserved for fatare dec. Be not connect.
46	GPMC D6	GPMC D6	I/O	(see Note 1)	GPMC Bus Data Bit 6.
47	DGND	VSS	ı	GND	Ground. Connect to digital ground.
48	DGND	VSS	I	GND	Ground. Connect to digital ground.
					External power source input. This signal
					should be driven directly by a single cell
40	MAINI DATT INI				lithium-ion battery or a fixed regulated
49	MAIN_BATT_IN	_	ı	max 6V	power source. See Sections 3.2 & 4.5.1.1. External power source input. This signal
					should be driven directly by a single cell
					lithium-ion battery or a fixed regulated
50	MAIN BATT IN	_	ı	max 6V	power source. See Sections 3.2 & 4.5.1.1.
					External power source input. This signal
					should be driven directly by a single cell
	MANNI DATT IN			0) (lithium-ion battery or a fixed regulated
51	MAIN_BATT_IN	_	I	max 6V	power source. See Sections 3.2 & 4.5.1.1
					External power source input. This signal should be driven directly by a single cell
					lithium-ion battery or a fixed regulated
52	MAIN_BATT_IN	_	I	max 6V	power source. See Sections 3.2 & 4.5.1.1.
53	DGND	VSS	ı	GND	Ground. Connect to digital ground.
54	DGND	VSS	ı	GND	Ground. Connect to digital ground.
55	RFU	_	NA	NA	Reserved for future use. Do not connect.
56	TV_OUT1	TV_OUT1	0		Composite/Luma S-Video (See Note 4).
	ETHER_LINK_ACT_L		_		
57	EDn	— T) / O) ITC	0		Connect to anode of Ethernet Activity LED.
58	TV_OUT2	TV_OUT2	0	0.01/	Chroma S-Video (See Note 4).
50	UD 13C3 CD4	I2C3_SDA/GPIO_1	1/0	3.3V or 1.8V	I2C2 Sorial Data
59	uP_I2C3_SDA	85 I2C2 SDA/GPIO 1	I/O	(see Note 1) 3.3V or 1.8V	I2C3 Serial Data.
60	uP I2C2 SDA	83	I/O	(see Note 1)	I2C2 Serial Data.
		I2C3_SCL/GPIO_1	.,)	3.3V or 1.8V	
61	uP_I2C3_SCL	84	0	(see Note 1)	I2C3 Serial Clock.
		I2C2_SDA/GPIO_1		3.3V or 1.8V	
62	uP_I2C2_SCL	68	0	(see Note 1)	I2C2 Serial Clock.
			_		Connect to cathode of Ethernet Speed
63	ETHER_SPEED_LED	_	0	<u> </u>	LED.

		Microprocessor			
J2 Pin#	SOM Net Name	Name	I/O	Voltage	Description
64	VRTC_IN		I	2V-5V	Voltage for Real Time Clock on the SOM.
					I/O Voltage Output from SOM. Do not use
0.5	0.01/ 4.01/	\/DDQ\\\\	_	3.3V or 1.8V	this as a general purpose power source.
65	3.3V_or_1.8V	VDDSHV	0	(see Note 1)	Use this pin to power level shifters etc.
		MCBSP1_CLKR/M CSPI4_CLK/GPIO		3.3V or 1.8V	McBSP1 Receive Clock. This signal has a
66	uP McBSP1 CLKR	156	0	(see Note 1)	22 ohm series resistor on the SOM.
00	ul _WCDOI I_OLKIX	_100		(SCC NOIC 1)	I/O Voltage Output from SOM. Do not use
				3.3V or 1.8V	this as a general purpose power source.
67	3.3V or 1.8V	VDDSHV	0	(see Note 1)	Use this pin to power level shifters etc.
				3.3V or 1.8V	McBSP Shared Clock. This signal has a 22
68	uP_McBSP_CLKS	McBSP_CLKS	0	(see Note 1)	ohm series resistor on the SOM.
69	RFU	_	NA	NA	Reserved for future use. Do not connect.
				3.3V or 1.8V	
70	uP_MCBSP1_FSX	MCBSP1_FSX	0	(see Note 1)	McBSP1 Transmit Frame Sync signal.
					Ethernet Transmit plus (+). This signal has
L.					a 49.9 ohm pull-up on the SOM. See Note
71	ETHER_TX+		0	_	2.
70	UD MCDCD1 DD	MCDCD1 DD	1	3.3V or 1.8V	MaDCD1 Daggive Data signal
72	uP_MCBSP1_DR	MCBSP1_DR	!	(see Note 1)	McBSP1 Receive Data signal. Ethernet Transmit minus (-). This signal
					has a 49.9 ohm pull-up on the SOM. See
73	ETHER TX-		0		Note 2.
	ZTTZTZ			3.3V or 1.8V	11010 2.
74	uP MCBSP1 DX	MCBSP1 DX	0	(see Note 1)	McBSP1 Transmit Data signal.
		_			Ethernet Receive plus (+). This signal has
					a 49.9 ohm pull-up on the SOM. See Note
75	ETHER_RX+	_	ı	_	2
				3.3V or 1.8V	
76	uP_MCBSP1_FSR	MCBSP1_FSR	ı	(see Note 1)	McBSP1 Receive Frame Synch signal.
					Ethernet Receive minus (-). This signal has
77	ETHER RX-		ı		a 49.9 ohm pull-up on the SOM. See Note 2.
' '	LITILIT_ION-	MCBSP1 CLKX/M	'		2.
		CBSP3 CLKX/GPI		3.3V or 1.8V	McBSP1 Transmit Clock. This signal has a
78	uP MCBSP1 CLKX	O 162	0	(see Note 1)	22 ohm series resistor on the SOM.
79	DGND	_	I	GND	Ground. Connect to digital ground.
80	DGND	_	ı	GND	Ground. Connect to digital ground.
		MCSPI1_CLK/MM			
		C2_DAT4/GPIO_1		3.3V or 1.8V	SPI1 clock signal. This signal has a 22 ohm
81	uP_SPI1_CLK	71	0	(see Note 1)	series resistor on the SOM.
	D 140D0D0 01404	MCBSP2_CLKX/G		3.3V or 1.8V	McBSP2 Transmit Clock. This signal has a
82	uP_MCBSP2_CLKX	PIO_117	0	(see Note 1)	22 ohm series resistor on the SOM.
		MCSPI1_SOMI/M		2 2)/ 2 4 0)/	
83	uP SPI1 SOMI	MC2_DAT6/GPIO_ 173	1	3.3V or 1.8V (see Note 1)	SPI1 Slave Out, Master In signal.
00	ui _oi ii_oowii	MCBSP2_FSX/GPI		3.3V or 1.8V	of 11 olave out, Master III signal.
84	uP MCBSP2 FSX	O 116	0	(see Note 1)	McBSP2 Transmit Frame Sync signal.
		MCSPI1 SIMO/M		(000110001)	January Spring S
		MC2 DAT5/GPIO		3.3V or 1.8V	
85	uP_SPI1_SIMO	172	0	(see Note 1)	SPI1 Slave In, Master Out signal.
		MCBSP2_DX/GPI		3.3V or 1.8V	
86	uP_MCBSP2_DX	O_119	0	(see Note 1)	McBSP2 Transmit Data signal.
		MCSPI1_CS0/MM		0.01/	
0.7	D CDM CCC-0	C2_DAT7/GPIO_1		3.3V or 1.8V	Chin Colort O for CDIA
87	uP_SPI1_SCSn0	74	0	(see Note 1)	Chip Select 0 for SPI1.
88	uP MCBSP2 DR	MCBSP2_DR/GPI	1	3.3V or 1.8V (see Note 1)	McBSP2 Receive Data.
OO	ui _IVIODOFZ_DK	O_118	ı	וואטנפ ו	INICDOL 2 NECEIVE Dala.

		Microprocessor			
J2 Pin#	SOM Net Name	Name [*]	I/O	Voltage	Description
		MCSPI1_CS1/ADP			
		LLV2D_DITHERIN			
		G_EN2/MMC3_CM		3.3V or 1.8V	
89	uP_SPI1_SCSn1	D/GPIO_175	0	(see Note 1)	Chip Select 1 for SPI1.
90	RFU	_	NA	NA	Reserved for future use. Do not connect.
		MCSPI1_CS2/MM			
04	D ODI4 000=0	C3_CLK/GPIO_17	_	3.3V or 1.8V	Chip Select 2 for SPI1. This signal has a 47
91	uP_SPI1_SCSn2	6	0	(see Note 1)	ohm series resistor on the SOM.
92	RFU		NA	NA	Reserved for future use. Do not connect.
		MCSPI1_CS3/HSU			
		SB2_TLL_DATA2/ HSUSB2_DATA2/			
		GPIO 177/MM FS		3.3V or 1.8V	
93	uP SPI1 SCSn3	USB2 TXDAT	0	(see Note 1)	Chip Select 3 for SPI1.
94	RFU		NA	NA	Reserved for future use. Do not connect.
95	RFU		NA	NA	Reserved for future use. Do not connect.
90	IXI O	MCSPI2 CLK/HSU	INA	INA	Reserved for fatale use. Do not confiect.
		SB2 TLL DATA7/			
		HSUSB2 DATA7/		3.3V or 1.8V	SPI2 Clock signal. This signal has a 22
96	uP SPI2 CLK	GPIO 178	0	(see Note 1)	ohm series resistor on the SOM.
		MCSPI2 CS1/GPT		<u> </u>	
		8 PWM EVT/HSU			
		SB2_TLL_DATA3/			
		HSUSB2_DATA3/			
		GPIO_182/MM_FS		3.3V or 1.8V	
97	uP_SPI2_SCSn1	USB2_TXEN_N	0	(see Note 1)	Chip Select 1 for SPI2.
		MCSPI2_SOMI/GP			
		T10_PWM_EVT/H SUSB2_TLL_DAT			
		A5/HSUSB2 DAT		3.3V or 1.8V	
98	uP SPI2 SOMI	A5/GPIO 180	1	(see Note 1)	SPI2 Slave Out, Master In signal.
50	ui _0i i2_00ivii	MCSPI2 CS0/GPT	'	(300 14010 1)	or 12 diave out, Master III signal.
		11 PWM EVT/HS			
		USB2 TLL DATA			
		6/HSUSB2_DATA6		3.3V or 1.8V	
99	uP_SPI2_SCSn0	/GPIO_181	0	(see Note 1)	Chip Select 0 for SPI2.
		MCSPI2_SIMO/GP			
		T9_PWM_EVT/HS			
		USB2_TLL_DATA			
400	D 0010 01110	4/HSUSB2_DATA4	_	3.3V or 1.8V	
100	uP_SPI2_SIMO	/GPIO_179	0	(see Note 1)	SPI1 Slave In, Master Out signal.

NOTE 1: Most AM3517 SOM-M2 I/O pins are dual-voltage capable; that is, the SOM I/O pins may be configured to operate at 3.3V or 1.8V; however, all IO pins must be set to the same voltage. The desired I/O voltage is set via J1.37. See Section 4.5.2 for more information.

NOTE 2: Route Ethernet signals as 50 ohms single ended, 100 ohm differential.

6.3 J3 Connector 100-Pin Descriptions

J3 Pin#	SOM Net Name	Microprocessor Name	I/O	Voltage	Description
	200 2011710	DSS_DATA16/GPI		3.3V or 1.8V	
1	up DSS DOUT16	O 86	0	(see Note 1)	DSS bus data bit 16.

		Microprocessor			
J3 Pin#	SOM Net Name	Name	I/O	Voltage	Description
					Boot Select 2. This signal may be used
					as a GPIO after the boot process is
					complete. This signal must not have a
		SYS BOOT2/GPI		3.3V or 1.8V	load during boot so the boot sequence is not disrupted. This signal has a 4.7k pull-
2	up SYS BOOT2	0 4	ı	(see Note 1)	up.
	ир_010_00012	DSS DATA17/GPI	'	3.3V or 1.8V	up.
3	up_DSS_DOUT17	O 87	0	(see Note 1)	DSS bus data bit 17.
	<u> </u>	<u> </u>		(000 : 1010 :)	Boot Select 5. This signal may be used
					as a GPIO after the boot process is
					complete. This signal must not have a
		SYS_BOOT5/MMC			load during boot so the boot sequence is
4	CVC DOOTE	2_DIR_DAT3/GPI		3.3V or 1.8V	not disrupted. This signal has a 4.7k pull-
4	up_SYS_BOOT5	O_7	I	(see Note 1)	down.
		DSS_DATA18/MC SPI3 CLK/DSS D		3.3V or 1.8V	
5	up DSS DOUT18	ATA4/GPIO 88	0	(see Note 1)	DSS bus data bit 18.
	<u>up_500_500110</u>	HDQ SIO/SYS AL		(666 11616 1)	Dee bus data bit 16.
		TCLK/I2C2 SCCB			
		E/I2C3_SCCBE/G		3.3V or 1.8V	
6	HDQ_SIO	PIO_170	I/O	(see Note 1)	One wire interface signal.
		DSS_DATA19/MC			
_	DOO DOUTIO	SPI3_SIMO/DSS_		3.3V or 1.8V	
7	up_DSS_DOUT19	DATA3/GPIO_89	0	(see Note 1)	DSS bus data bit 19.
8	PM_I2C_SCL	NA DOC DATASOMO	I		Power measurement I2C clock signal.
		DSS_DATA20/MC SPI3 SOMI/DSS		3.3V or 1.8V	
9	up_DSS_DOUT20	DATA2/GPIO 90	0	(see Note 1)	DSS bus data bit 20.
10	PM I2C SDA	NA	1/0		Power measurement I2C data signal.
10	M_120_0B/ (DSS DATA21/MC	",		i ovo mododromene izo data digitali
		SPI3_CS0/DSS_D		3.3V or 1.8V	
11	up_DSS_DOUT21	ATA1/GPIO_91	0	(see Note 1)	DSS bus data bit 21.
					Boot Select 0. This signal may be used
					as a GPIO after the boot process is
					complete. This signal must not have a
		SYS BOOT2/GPI		3.3V or 1.8V	load during boot so the boot sequence is not disrupted. This signal has a 4.7k pull-
12	up SYS BOOT0	0 2	ı	(see Note 1)	down.
12	ир_010_00010	DSS DATA22/MC	'	(300 14010 1)	down.
		SPI3 CS1/DSS D		3.3V or 1.8V	
13	up_DSS_DOUT22	ATA0/GPIO_92	0	(see Note 1)	DSS bus data bit 22.
14	RFU	_	NA	N/A	Reserved for future use. Do not connect.
		DSS_DATA23/DS			
		S_DATA5/GPIO_9		3.3V or 1.8V	
15	up_DSS_DOUT23	3	0	(see Note 1)	DSS bus data bit 23.
					Active high. SYS_CLKREQ is connected
					to the enable of the 26MHz main clock oscillator. This signal may be driven high
					when the SOM is in sleep state to drive
					SYS_CLKOUT1 (uP_OBSCLK) out
					without waking the AM3517. Please see
		SYS_CLKREQ/GP		3.3V or 1.8V	TI's AM35xx Reference Manual for more
16	SYS_CLKREQ	IO_1	ı	(see Note 1)	information.
17	RFU	_	NA	NA	Reserved for future use. Do not connect.
	D ODGG: :	SYS_CLKOUT1/G	_	3.3V or 1.8V	AM35x output clock (26MHz). This signal
18	uP_OBSCLK	PIO_10	0	(see Note 1)	has a 22 ohm series resistor on the SOM.
19	DGND	VSS	!	GND	Ground. Connect to digital ground.
20	DGND	VSS	I	GND	Ground. Connect to digital ground.

					1
I2 Din#	SOM Net Name	Microprocessor Name	1/0	Voltage	Description
JS PIII#	SOWI NEL Name	MCBSP4 CLKX/G	1/0	voitage	Description
		PIO 152/MM FSU		3.3V or 1.8V	
21	uP McBSP4 CLKX	SB3 TXSE0	0		McBSP4 Transmit Clock signal.
<u></u>	UI _WODOI +_OLIOX	MCBSP3_CLKX/U		(300 14010 1)	Webor 4 Transmit Glock signal.
		ART2_TX/GPIO_1		3.3V or 1.8V	
22	uP McBSP3 CLKX	42/0	0		McBSP3 Transmit Clock signal.
		MCBSP4 DX/GPI		,	
		O_154/0/MM_FSU		3.3V or 1.8V	
23	uP_McBSP4_DX	SB3_TXDAT	0	(see Note 1)	McBSP4 Transmit Data signal.
		MCBSP3_DX/UAR			
		T2_CTS/GPIO_14		3.3V or 1.8V	
24	uP_McBSP3_DX	0/0	0	(see Note 1)	McBSP3 Transmit Data signal.
		MCBSP4_DR/GPI			
	D 14 DOD4 DD	O_153/0/MM_FSU		3.3V or 1.8V	
25	uP_McBSP4_DR	SB3_RXRCV		(see Note 1)	McBSP4 Receive Data signal.
		MCBSP3_DR/UAR		2 2 1 0 - 4 0 1	
26	uP McBSP3 DR	T2_RTS/GPIO_14 1/0	ı	3.3V or 1.8V (see Note 1)	McBSP3 Receive Data signal.
20	UF_IVICESP3_DK	MCBSP4 FSX/GPI	1	(see Note 1)	INICEOFO RECEIVE DALA SIGNAL.
		O 155/0/MM FSU		3.3V or 1.8V	
27	uP McBSP4 FSX	SB3_TXEN_N	0	(see Note 1)	McBSP4 Transmit Sync signal.
	UI _WODOI +_I OX	MCBSP3 FSX/UA		(300 14010 1)	Weber 4 Transmit Gyne signal.
		RT2 RX/GPIO 14		3.3V or 1.8V	
28	uP McBSP3 FSX	3/0	0	(see Note 1)	McBSP3 Transmit Sync signal.
29	BUFF DIS	_	Ī	NA	Used for test only. Do not connect.
	_	CCDC DATA0/I2C		3.3V or 1.8V	,
30	CCDC D0	3 SDA/GPIO 99	ı	(see Note 1)	CCDC bus data bit 0.
31	RFU		NA	ΝA	Reserved for future use. Do not connect.
		CCDC DATA1/GP		3.3V or 1.8V	
32	CCDC_D1	IO_100	I	(see Note 1)	CCDC bus data bit 1.
33	RFU	_	NA	NA	Reserved for future use. Do not connect.
		CCDC_DATA2/GP		3.3V or 1.8V	
34	CCDC_D2	IO_101/HW_DBG4	ı	(see Note 1)	CCDC bus data bit 2.
35	WLAN_RS232_RX	NA		1.8V	Used for test only. Do not connect.
36	RFU	_	NA	NA	Reserved for future use. Do not connect.
37	WLAN_RS232_TX	NA	0	1.8V	Used for test only. Do not connect.
		MMC2_DAT4/MM			
		C2_DIR_DAT0/MM			
		C3_DAT0/GPIO_1		3.3V or 1.8V	
38	MMC2_D4	36	1/0	(see Note 1)	MMC2 data bit 4.
39	UART_DBG		0	1.8V	Used for test only. Do not connect.
		MMC2_DAT5/MM			
		C2_DIR_DAT1/MM			
		C3_DAT1/GPIO_1		3.3V or 1.8V	
40	MMC2 D5	37/MM_FSUSB3_ RXDP	I/O	(see Note 1)	MMC2 data bit 5.
41	BT DBG		0	1.8V	Used for test only. Do not connect.
F 1	D1_000	MMC2_DAT6/MM		1.0 v	Do not connect.
		C2 DIR CMD/MM		1	
		C3_DAT2/GPIO_1		3.3V or 1.8V	
42	MMC2_D6	38/0	I/O	(see Note 1)	MMC2 data bit 6.
43	RFU	_	NA	NA	Reserved for future use. Do not connect.
		MMC2 DAT7/MM			
		C2_CLKIN/MMC3_			
		DAT3/GPIO_139/0		1	
		/MM_FSUSB3_RX		3.3V or 1.8V	
44	MMC2_D7	DM		·	MMC2 data bit 7.
45	RFU		NA	NA	Reserved for future use. Do not connect.


		N4:		İ	
I2 Din#	SOM Net Name	Microprocessor Name	1/0	Voltage	Description
JS PIII#	SOW Net Name	Name	1/0	voitage	Description Select line to choose between
					GPMC nCS0 and GPMC nCS2 for
					NAND. NAND SEL high (default) will
					send GPMC nCS0 to NAND; NAND SEL
					low will send GPMC_nCS2 to NAND.
					Please refer to the Application Board
				3.3V or 1.8V	schematics for an example of external
46	NAND_SEL	_	ı		chip select usage.
					External VBUS power supply control for
					USB1. Please see the SMSC USB3320
47	USB1_CPEN	NA	0	3.3V	Datasheet for more information.
48	RFU	_	NA	NA	Reserved for future use. Do not connect.
49	RFU	_	NA	NA	Reserved for future use. Do not connect.
50	RFU	_	NA	NA	Reserved for future use. Do not connect.
51	DGND	_	ı	GND	Ground. Connect to digital ground.
					Active low. Reset output from the
					AM3517 microprocessor. This signal is
					open collector only. There should be no
		SYS_NRESWARM			pull-ups on this line. Use RESOUTn to
52	uP_RESWARMn	/GPIO_30	I/O	(see Note 1)	drive external device reset lines.
53	RFU	_	NA	NA	Reserved for future use. Do not connect.
					Active low. Buffered reset output from the
					AM3517 microprocessor that drives all
					onboard reset inputs. This signal should
					be used to drive reset inputs on external
			_	3.3V or 1.8V	chips that require similar timing to the
54	RESOUTn	NA	0	, ,	onboard devices.
55	RFU	_	NA	NA	Reserved for future use. Do not connect.
56	RFU	_	NA	NA	Reserved for future use. Do not connect.
57	RFU	_	NA	NA	Reserved for future use. Do not connect.
58	RFU	_	NA	NA	Reserved for future use. Do not connect.
59	RFU	_	NA	NA	Reserved for future use. Do not connect.
				3.3V or 1.8V	
60	uP_I2C1_SCL	I2C1_SCL	0		I2C1 clock signal.
61	RFU	_	NA	NA	Reserved for future use. Do not connect.
				3.3V or 1.8V	
62	uP_I2C1_SDA	I2C1_SDA	I/O	(see Note 1)	I2C1 data signal.
		ETK_D15/HSUSB2			
		_DATA1/GPIO_29/			
		MM_FSUSB2_TXS			
		E0/HSUSB2_TLL_		0.01/ 4.01/	
00	ETIC DAE	DATA1/HW_DBG1	1/0	3.3V or 1.8V	ETIC have detailed 45
63	ETK_D15	/	I/O		ETK bus data bit 15.
64	RSRV01		NA	NA	Reserved for future use. Do not connect.
				2 2)/ 6= 4 0)/	I/O Voltage Output from SOM. Do not use
65	2 2\/ or 4 0\/	VDDCHV	_		this as a general purpose power source.
65 66	3.3V_or_1.8V	VDDSHV	0	(see Note 1)	Use this pin to power level shifters etc.
66	RSRV02		NA	NA	Reserved for future use. Do not connect.
				2 2)/ 5= 4 0) /	I/O Voltage Output from SOM. Do not use
67	3 3\/ or 1 9\/	VDDSHV	0	3.3V or 1.8V (see Note 1)	this as a general purpose power source. Use this pin to power level shifters etc.
67 68	3.3V_or_1.8V RSRV10	אווטטטוא	NA	NA	
00	NOKV IU	ETK D44/U0U0D0	INA	INA	Reserved for future use. Do not connect.
		ETK_D14/HSUSB2			
		_DATA0/GPIO_28/			
		MM_FSUSB2_RX			
		RCV/HSUSB2_TL L DATA0/HW DB		3.3V or 1.8V	
69	ETK D14	G16	I/O		ETK bus data bit 14.
UÐ	L 11_D 14	910	1/0	Mace More 1)	LIN DUS UAIA DIL 17.


		Microprocessor			
	SOM Net Name	Name	I/O	Voltage	Description
70	RSRV11	_	NA	NA	Reserved for future use. Do not connect.
		ETK_D13/HSUSB2			
		NXT/GPIO_27/M			
		M_FSUSB2_RXD M/HSUSB2_TLL		3.3V or 1.8V	
71	ETK D13	NXT/HW DBG15	I/O		ETK bus data bit 13.
72	RSRV12	_	NA	NA	Reserved for future use. Do not connect.
		ETK_D12/HSUSB2			
		_DIR/GPIO_26/HS			
70	ETK D40	USB2_TLL_DIR/H	1/0	3.3V or 1.8V	ETIC has data hit 40
73 74	ETK_D12 RSRV13	W_DBG14	I/O NA	NA	ETK bus data bit 12.
74	RORVIO	ETK CTL/MMC3	INA	INA	Reserved for future use. Do not connect.
		CMD/HSUSB1 CL			
		K/GPIO_13/MM_F			
		SUSB1_RXDP/HS		0.01/	
75	uP HSUSB1 CLK	USB1_TLL_CLK/H W DBG1	0	3.3V or 1.8V	Not connected on the SOM (R1 absent).
76	RSRV14	W_DBG1	NA	NA	Reserved for future use. Do not connect.
70	1010114	ETK CLK/MCBSP	INA	INA	Reserved for future use. Do not connect.
		5 CLKX/MMC3 C			
		LK/HSUSB1_STP/			
		GPIO_12/HSUSB1			
77	UD HOUGDA OTD	_TLL_STP/HW_D BG0	0	3.3V or 1.8V	High anged LICD1 hug CTOD signal
77 78	uP_HSUSB1_STP RSRV15	BGU	O NA	NA	High speed USB1 bus STOP signal. Reserved for future use. Do not connect.
78 79	DGND		INA	GND	Ground. Connect to digital ground.
80	DGND		i	GND	Ground. Connect to digital ground.
00	50115	ETK D11/MCSPI3		0.15	ordana. Commost to digital ground.
		_CLK/HSUSB2_ST			
		P/GPIO_25/MM_F			
		SUSB2_RXDP/HS USB2_TLL_STP/H		3.3V or 1.8V	
81	ETK_D11	W DBG13	I/O		ETK bus data bit 11.
<u> </u>	<u> </u>	W_BB610	1, 0	3.3V or 1.8V	ETT bas data bit 11.
82	uP_TCK	TCK	- 1		JTAG TCK signal.
				3.3V or 1.8V	-
83	ETK_D10	_	I/O		ETK bus data bit 10.
	D DTOL	DTOL44 ODOFOL		3.3V or 1.8V	ITAO BTOK :
84	uP_RTCK	RTCK/ GP8[0]	0	(see Note 1)	JTAG RTCK signal.
		ETK_D9/SYS_SE CURE INDICATO			
		R/MMC3_DAT5/H			
		SUSB1_NXT/GPIO			
		_23/MM_FSUSB1_			
		RXDM/HSUSB1_T		0.01/ 4.01/	
85	uP HSUSB1 NXT	LL_NXT/HW_DBG	0	3.3V or 1.8V	High speed USB1 bus NEXT signal.
55	ai _iiooobi_iixi	1.1)	(SCC 1401E 1)	uP EMU1 is part of the JTAG interface.
					Please reference Ti's AM35xx Reference
				3.3V or 1.8V	Manual for more information. This signal
86	uP_EMU1	EMU1	I	(see Note 1)	has a 4.7k pull-up on the SOM.
		ETK_D8/SYS_DR			
		M_MSECURE/MM C3 DAT6/HSUSB			
		1 DIR/GPIO 22/H			
		SUSB1_TLL_DIR/		3.3V or 1.8V	
87	uP_HSUSB1_DIR	HW_DBG10	0	(see Note 1)	High speed USB1 bus direction.


		Microprocessor			
J3 Pin#	SOM Net Name	Name	I/O	Voltage	Description
					uP_EMU0 is part of the JTAG interface.
				3.3V or 1.8V	Please reference Tl's AM35xx Reference Manual for more information. This signal
88	uP EMU0	EMU0	1		has a 4.7k pull-up on the SOM.
		ETK D3/MCSPI3		(000 : 1010 :)	The difference of the control of the
		CLK/MMC3_DAT3/			
		HSUSB1_DATA7/			
		GPIO_17/HSUSB1 TLL DATA7/HW		3.3V or 1.8V	
89	uP HSUSB1 D3	DBG5	I/O		High speed USB1 bus data bit 3.
				3.3V or 1.8V	<u> </u>
90	uP_TDO	TDO	0	(see Note 1)	JTAG TDO signal.
		ETK_D6/MCBSP5			
		_DX/MMC3_DAT2/ HSUSB1_DATA6/			
		GPIO 20/HSUSB1			
		_TLL_DATA6/HW_		3.3V or 1.8V	
91	uP_HSUSB1_D6	DBG8	I/O		High speed USB1 bus data bit 6.
00	D. TDI	TDI		3.3V or 1.8V	ITAO TOL sima d
92	uP_TDI	TDI ETK D5/MCBSP5	I	(see Note 1)	JTAG TDI signal.
		FSX/MMC3 DAT			
		1/HSUSB1 DATA5			
		/GPIO_19/HSUSB			
00	D. HOHODA DE	1_TLL_DATA5/HW	1/0	3.3V or 1.8V	High and add HODA has data hit 5
93	uP_HSUSB1_D5	_DBG7	I/O	3.3V or 1.8V	High speed USB1 bus data bit 5.
94	uP TMS	TMS	ı		JTAG TMS signal.
	_	ETK D4/MCBSP5		,	
		_DR/MMC3_DAT0/			
		HSUSB1_DATA4/			
		GPIO_18/HSUSB1 TLL DATA4/HW		3.3V or 1.8V	
95	uP HSUSB1 D4	DBG6	I/O		High speed USB1 bus data bit 4.
				3.3V or 1.8V	
96	uP_TRSTn	TRST	I	(see Note 1)	JTAG TRSTn signal.
		ETK_D3/MCSPI3_			
		CLK/MMC3_DAT3/ HSUSB1_DATA7/			
		GPIO 17/HSUSB1			
		_TLL_DATA7/HW_		3.3V or 1.8V	
97	uP_HSUSB1_D7	DBG5	I/O	(see Note 1)	High speed USB1 bus data bit 7.
		ETK_D0/MCSPI3_ SIMO/MMC3_DAT			
		4/HSUSB1 DATA0			
		/GPIO_14/MM_FS			
		USB1_RXRCV/HS			
00	uP HSUSB1 D0	USB1_TLL_DATA	1/0	3.3V or 1.8V	High apped LISP1 bus data bit 0
98	ur_nouob1_bu	0/HW_DBG2 ETK D2/MCSPI3	I/O	(see Note 1)	High speed USB1 bus data bit 0.
		CS0/HSUSB1 DA			
		TA2/GPIO_16/MM			
		_FSUSB1_TXDAT/			
00	UD HOUGHT DO	HSUSB1_TLL_DA TA2/HW DBG4	I/O	3.3V or 1.8V	High spood LISB1 bus data bit 2
99	uP_HSUSB1_D2	AZ/ NV_DBG4	1/0	(see Note 1)	High speed USB1 bus data bit 2.


J3 Pin#	SOM Net Name	Microprocessor Name	I/O	Voltage	Description
		ETK_D1/MCSPI3_ SOMI/HSUSB1_D			
		ATA1/GPIO_15/M			
		M_FSUSB1_TXSE 0/HSUSB1_TLL_D		3.3V or 1.8V	
100	uP_HSUSB1_D1	ATA1/HW_DBG3	I/O	(see Note 1)	High speed USB1 bus data bit 1.

NOTE 1: Most AM3517 SOM-M2 I/O pins are dual-voltage capable; that is, the SOM I/O pins may be configured to operate at 3.3V or 1.8V; however, all IO pins must be set to the same voltage. The desired I/O voltage is set via J1.37. See Section 4.5.2 for more information.













ISOMETRIC VIEWS FOR REFERENCE ONLY

AM35X SOM-M2 WITH WIRELESS REV SHEET 3:1 2 OF 2







ISOMETRIC VIEWS FOR REFERENCE ONLY


AM35X SOM-M2 REV В SHEET 2 OF 2

Appendix C: Example Retention Methods

REVISIONS						
REV.	ECO NUMBER	DESCRIPTION	DATE			
Α	-	initial release	02.12.10			

NOTES:

1. BASED ON TESTING A LIMITED NUMBER OF SAMPLES, THE AM3517 SOM-M2 REQUIRES 10 LBS OF EXTRACTION FORCE AFTER ONE INSERTION CYCLE. AFTER 30 INSERTION AND EXTRACTION CYCLES, THIS IS REDUCED TO 7 LBS. THIS INFORMATION IS PROVIDED FOR REFERENCE ONLY.



THIS DRAWING PREPARED IN ACCORDANCE WITH ASME Y14.5-2000

ALL DIMENSIONS
ARE IN MILLIMETERS
UNLESS OTHERWISE
SPECIFIED

TOLERANCES UNLESS OTHERWISE SPECIFIED $X \pm 0.5$

 $X.X \pm 0.2$ $X.XX \pm 0.1$ $X^{\circ} \pm 1^{\circ}$

THIRD ANGLE PROJECTION

REV

ENG	DATE
NWR	02.04.10
CHECK	DATE
KAG	02.04.10
MGR	DATE
PMH	02.12.10
MANE	DATE




411 N. Washington Ave. Suite 400 Minneapolis, MN 55401 T: 612.672.9495 F: 612.672.9489 I: www.logicpd.com

SIZE	TITLE
Α	AM3517 SOM-M2 Retention System- None
SCALE	DWG NO

1015273 SHEET 1 OF 1

4




		REVISIONS	
REV.	ECO NUMBER	DESCRIPTION	DATE
Α	-	INITIAL RELEASE	02.12.10

NOTES:

1. THE AM3517 SOM-M2 CAN BE RETAINED IN PLACE BY THE SURROUNDING ENCLOSURE.



REPRESENTATIVE ENCLOSURE



ENG	DATE
NWR	02.04.10
CHECK	DATE
KAG	02.04.10
MGR	DATE
PMH	02.12.10
MANF	DATE

LOGIC

411 N. Washington Ave. Suite 400 Minneapolis, MN 55401 T: 612.672.9495 F: 612.672.9489 I: www.logicpd.com

SIZE	
Α	
SCALE	

TITLE AM3517 SOM-M2 Retention System - Housing

SHEET

SPECIFIED

 $X \pm 0.5$ $X.X \pm 0.2$ $X.XX \pm 0.1$ X° ± 1° THIRD ANGLE PROJECTION

DWG NO 1015275

1 OF 1

REV